MCCS142235DW ON Semiconductor, MCCS142235DW Datasheet - Page 8

no-image

MCCS142235DW

Manufacturer Part Number
MCCS142235DW
Description
Manufacturer
ON Semiconductor
Type
SCSI Terminationr
Datasheet

Specifications of MCCS142235DW

Termination Resistance (rt Or Rterm) (typ)
110Ohm
Number Of Bits
18
Operating Supply Voltage (min)
2.75V
Package Type
SOIC
Mounting
Surface Mount
Pin Count
24
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCCS142235DW
Manufacturer:
MOTOROLA
Quantity:
1 000
Part Number:
MCCS142235DW
Manufacturer:
ON
Quantity:
20 000
Part Number:
MCCS142235DWR2
Manufacturer:
MOTOROLA
Quantity:
30 980
Part Number:
MCCS142235DWR2
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
power supply via the LV
monitored against an internal reference, and the current
enable state is latched should LV
predetermined value (≈3.70V). This comparator threshold is
set sufficiently high to ensure that a valid logic state still
exists on the TTL−level Enable pin prior to latching. Upon
return of the local power supply, the enable path
automatically becomes transparent, and the termination
state returns to system control!
as little DC current as possible. Flexibility has been designed
The Local V
Enable Signal Driven by Logic Chip
Output.
CC
sensing feature has been designed to draw
Figure 8. Recommended Connection Scheme to Utilize LV
CC
input. The LV
CC
drop below a
CC
10
12 GND
11
1
2
3
4
5
6
7
8
9
level is
http://onsemi.com
Vref
Enable
O1
O2
O3
O4
O5
O6
O7
O8
O9
8
VREG
LV
O18
O17
O16
O15
O14
O13
O12
O11
O10
Test
into the MCCS142235 to allow the Local V
feature to be disabled when not required. In this disabled
state, the DC bias current is completely removed and the
enable latch remains transparent at all times.
utilize the LV
recommended connection scheme for applications in which
the LV
shorted to VREG and the enable path remains permanently
transparent.
CC
Figure 8 shows the recommended connection scheme to
24
23
22
21
20
19
18
17
16
15
14
13
CC
feature is not required − the LV
When LV
termined by the Enable Signal (Per Truth Table). When
LV
mination Will Remain in the Proper State as Long as
VREG (ie TERMPWR) Is Present.
CC
≤ ≈3.7V, the Enable Signal Will Be Latched. Ter-
CC
CC
Connect to 2.85V Regulated Supply.
Connect to V
Logic. DO NOT Connect to TERMPWR.
≥ ≈3.7V, the Termination State Will Be De-
latch feature. Figure 9 shows the
CC
CC
Feature
Supplying Board−Level
CC
and V
CC
ref
sensing
pins are

Related parts for MCCS142235DW