IS42S16800B6TLI ISSI, Integrated Silicon Solution Inc, IS42S16800B6TLI Datasheet
IS42S16800B6TLI
Specifications of IS42S16800B6TLI
Related parts for IS42S16800B6TLI
IS42S16800B6TLI Summary of contents
Page 1
... Rev. G 06/11/09 OVERVIEW ISSI 's 128Mb Synchronous DRAM achieves high-speed data transfer using pipeline architecture. All inputs and outputs signals refer to the rising edge of the clock input. The 128Mb SDRAM is organized as follows. IS42S81600B IS42S16800B 4M x8x4 Banks 2M x16x4 Banks 54-pin TSOPII 54-pin TSOPII ...
Page 2
... All signals are registered on the positive edge of the clock signal, CLK. All inputs and outputs are LVTTL compatible. The 128Mb SDRAM has the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks ...
Page 3
IS42S81600B, IS42S16800B PIN CONFIGURATIONS 54 pin TSOP - Type II for x8 PIN DESCRIPTIONS A0-A11 Row Address Input A0-A9 Column Address Input BA0, BA1 Bank Select Address DQ0 to DQ7 Data I/O CLK System Clock Input CKE Clock Enable Chip ...
Page 4
IS42S81600B, IS42S16800B PIN CONFIGURATIONS 54 pin TSOP - Type II for x16 PIN DESCRIPTIONS A0-A11 Row Address Input A0-A8 Column Address Input BA0, BA1 Bank Select Address DQ0 to DQ15 Data I/O CLK System Clock Input CKE Clock Enable Chip ...
Page 5
... HIGH, disabled. The outputs go to the HIGH impedance state whenDQML/DQMH is HIGH. This function corresponds conventional DRAMs. In write mode,DQML and DQMH control the input buffer. When DQML or DQMH is LOW, the corresponding buffer byte is enabled, and data can be written to the device ...
Page 6
IS42S81600B, IS42S16800B GENERAl DESCRIPTION READ The READ command selects the bank from BA0, BA1 inputs and starts a burst read access to an active row. Inputs A0- A9 (x8); A0-A8 (x16) provides the starting column location. When A10 is HIGH, ...
Page 7
IS42S81600B, IS42S16800B COMMAND TRUTH TABlE CKE Function n – 1 Device deselect (DESL operation (NOP) H Burst stop (BST) H Read H Read with auto precharge H Write H Write with auto precharge H Bank activate (ACT) H ...
Page 8
IS42S81600B, IS42S16800B CKE TRUTH TABlE Current State /Function Activating Clock suspend mode entry Any Clock suspend mode Clock suspend mode exit Auto refresh command Idle (REF) Self refresh entry Idle (SELF) Power down entry Idle Self refresh exit Power down ...
Page 9
IS42S81600B, IS42S16800B FUNCTIONAl TRUTH TABlE Current State CS RAS CAS Idle Row Active ...
Page 10
IS42S81600B, IS42S16800B FUNCTIONAl TRUTH TABlE Continued: Current State CS RAS CAS Read with auto H × × Precharging ...
Page 11
IS42S81600B, IS42S16800B FUNCTIONAl TRUTH TABlE Continued: Current State CS RAS CAS Write Recovering H × × ...
Page 12
IS42S81600B, IS42S16800B CKE RElATED COMMAND TRUTH TABlE Current State Operation Self-Refresh (S.R.) INVALID, CLK ( would exit S.R. Self-Refresh Recovery Self-Refresh Recovery Illegal Illegal Maintain S.R. Self-Refresh Recovery Idle After t rc Idle After t rc Illegal Illegal ...
Page 13
IS42S81600B, IS42S16800B STATE DIAGRAM Mode Register Set BST Write CKE WRITE WRITE SUSPEND CKE CKE WRITEA WRITEA SUSPEND CKE Precharge POWER ON Integrated Silicon Solution, Inc. — www.issi.com — Rev. G 06/11/09 SELF SELF exit MRS REF IDLE CKE CKE ...
Page 14
IS42S81600B, IS42S16800B ABSOlUTE MAXIMUM RATINGS Symbol Parameters V Maximum Supply Voltage dd max V Maximum Supply Voltage for Output Buffer ddq max V Input Voltage in V Output Voltage out P Allowable Power Dissipation d max I output Shorted Current ...
Page 15
IS42S81600B, IS42S16800B DC ElECTRICAl CHARACTERISTICS 1 Symbol Parameter i Operating Current (1) dd1 Precharge Standby Current dd2p (In Power-Down Mode) i Precharge Standby Current dd2ps mA (In Power-Down Mode) i Precharge Standby Current (2) dd2n mA (In ...
Page 16
IS42S81600B, IS42S16800B AC ElECTRICAl CHARACTERISTICS Symbol Parameter t Clock Cycle Time ck3 t ck2 t Access Time From CLK ac3 t ac2 t CLK HIGH Level Width chi t CLK LOW Level Width cl t Output Data Hold Time oh3 ...
Page 17
IS42S81600B, IS42S16800B OPERATING FREQUENCY / lATENCY RElATIONSHIPS SYMBOl PARAMETER — Clock Cycle Time — Operating Frequency (CAS Latency = 3) t CAS Latency cac t Active Command To Read/Write Command Delay Time rcd t RAS Latency ( ...
Page 18
IS42S81600B, IS42S16800B AC TEST CONDITIONS Input load t CHI 3.0V 1.4V CLK 3.0V INPUT 1. OUTPUT 1.4V AC TEST CONDITIONS Parameter AC Input Levels Input Rise and Fall Times Input Timing Reference ...
Page 19
... Integrated Silicon Solution, Inc. — www.issi.com — Rev. G 06/11/09 descriptions and device operation. Initialization SDRAMs must be powered up and initialized in a predefined manner. The 128M SDRAM is initialized after the power is applied to V and V (simultaneously) and the clock is stable dd ddq with DQM High and CKE High. ...
Page 20
IS42S81600B, IS42S16800B INITIAlIzE AND lOAD MODE REGISTER CLK CKS CKH CKE CMH CMS CMH CMS COMMAND NOP PRECHARGE DQM/ DQML, DQMH A0-A9, A11 ALL BANKS A10 SINGLE BANK BA0, BA1 ...
Page 21
IS42S81600B, IS42S16800B AUTO-REFRESH CYClE T0 t CLK CKS CKH CKE t t CMS CMH COMMAND PRECHARGE NOP DQM/ DQML, DQMH A0-A9, A11 ALL BANKS A10 SINGLE BANK BA0, BA1 BANK ( High-Z ...
Page 22
IS42S81600B, IS42S16800B SElF-REFRESH CYClE T0 t CLK CKS CKH CKE t t CMS CMH COMMAND PRECHARGE NOP DQM/ DQML, DQMH A0-A9, A11 ALL BANKS A10 SINGLE BANK BA0, BA1 BANK High-Z DQ Precharge ...
Page 23
... IS42S81600B, IS42S16800B REGISTER DEFINITION Mode Register The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in MODE REGISTER DEFINITION. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power ...
Page 24
... IS42S81600B, IS42S16800B BURST lENGTH Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in MODE REGISTER DEFINITION. The burst length deter- mines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst ...
Page 25
IS42S81600B, IS42S16800B CAS latency The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks. ...
Page 26
... CHIP OPERATION BANK/ROW ACTIVATION Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be “opened.” This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated (see Activating Specific Row Within Specific Bank). ...
Page 27
... READ burst, provided that I/O contention can be avoided given system design, there may be a pos- sibility that the device driving the input data will go Low-Z before the SDRAM DQs go High-Z. In this case, at least a single-cycle delay should occur between the last read data and the WRITE command. ...
Page 28
IS42S81600B, IS42S16800B diagram for each possible CAS latency; data element either the last of a burst of four or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same ...
Page 29
IS42S81600B, IS42S16800B RW1 - READ to WRITE T0 CLK DQM COMMAND READ BANK, ADDRESS COL n DQ CAS Latency - 2 RW2 - READ to WRITE T0 CLK DQM COMMAND READ BANK, ADDRESS COL n DQ Integrated Silicon Solution, Inc. ...
Page 30
IS42S81600B, IS42S16800B CONSECUTIVE READ BURSTS T0 CLK COMMAND READ BANK, ADDRESS COL n DQ CAS Latency - CLK COMMAND READ NOP BANK, ADDRESS COL n DQ CAS Latency - NOP NOP ...
Page 31
IS42S81600B, IS42S16800B RANDOM READ ACCESSES T0 CLK COMMAND READ BANK, ADDRESS COL CLK COMMAND READ BANK, ADDRESS COL n DQ CAS Latency - 3 Integrated Silicon Solution, Inc. — www.issi.com — Rev. G 06/11/ ...
Page 32
IS42S81600B, IS42S16800B READ BURST TERMINATION T0 CLK COMMAND READ BANK a, ADDRESS COL n DQ CAS Latency - CLK COMMAND READ NOP BANK, ADDRESS COL n DQ CAS Latency - BURST ...
Page 33
IS42S81600B, IS42S16800B AlTERNATING BANK READ ACCESSES CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/ DQML, DQMH A0-A9, A11 ROW ENABLE AUTO PRECHARGE ...
Page 34
IS42S81600B, IS42S16800B READ - FUll-PAGE BURST CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP READ t CMS DQM/ DQML, DQMH A0-A9, A11 ROW COLUMN ...
Page 35
IS42S81600B, IS42S16800B READ - DQM OPERATION CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/ DQML, DQMH A0-A9, A11 ROW ENABLE AUTO PRECHARGE ...
Page 36
IS42S81600B, IS42S16800B READ to PRECHARGE T0 T1 CLK COMMAND READ NOP BANK a, ADDRESS COL n DQ CAS Latency - CLK COMMAND READ NOP BANK, ADDRESS COL n DQ CAS Latency - ...
Page 37
... An example is shown in WRITE to WRITE diagram. Data either the last of a burst of two or the last desired of a longer burst. The 128Mb SDRAM uses a pipelined architecture and therefore does not require the 2n rule as- sociated with a prefetch architecture. A WRITE command can be initiated on any clock cycle following a previous WRITE command ...
Page 38
IS42S81600B, IS42S16800B WRITE BURST COMMAND ADDRESS WRITE TO WRITE RANDOM WRITE CYClES COMMAND ADDRESS CLK WRITE NOP NOP BANK, COL n CLK COMMAND WRITE NOP BANK, ADDRESS ...
Page 39
IS42S81600B, IS42S16800B WRITE to READ T0 CLK COMMAND WRITE BANK, ADDRESS COL WP1 - WRITE to PRECHARGE T0 CLK DQM COMMAND WRITE BANK a, ADDRESS COL Integrated Silicon Solution, Inc. — ...
Page 40
IS42S81600B, IS42S16800B WP2 - WRITE to PRECHARGE T0 CLK DQM COMMAND WRITE BANK a, ADDRESS COL WRITE Burst Termination COMMAND ADDRESS NOP NOP NOP PRECHARGE BANK (a or all) t ...
Page 41
IS42S81600B, IS42S16800B WRITE - FUll PAGE BURST CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/DQML DQMH A0-A9, A11 ROW A10 ROW t ...
Page 42
IS42S81600B, IS42S16800B WRITE - DQM OPERATION CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/DQML DQMH A0-A9, A11 ROW A10 ROW t t ...
Page 43
IS42S81600B, IS42S16800B AlTERNATING BANK WRITE ACCESSES CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP WRITE t CMS DQM/DQML DQMH A0-A9, A11 ROW COLUMN m ...
Page 44
IS42S81600B, IS42S16800B ClOCK SUSPEND Clock suspend mode occurs when a column access/burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, “freezing” the synchronous logic. For each positive clock edge on ...
Page 45
IS42S81600B, IS42S16800B ClOCK SUSPEND MODE CLK CKS CKH CKS CKE t t CMS CMH COMMAND READ NOP t t CMS CMH DQM/DQML DQMH A0-A9, A11 COLUMN ...
Page 46
IS42S81600B, IS42S16800B PRECHARGE The PRECHARGE command (see figure) is used to deac- tivate the open row in a particular bank or the open row in all banks.The bank(s) will be available for a subsequent row access some specified time (t ...
Page 47
IS42S81600B, IS42S16800B POWER-DOWN MODE CYClE T0 CLK t t CKS CKH CKE t t CMS CMH COMMAND PRECHARGE DQM/DQML DQMH A0-A9, A11 ALL BANKS A10 SINGLE BANK BA0, BA1 BANK High-Z DQ Two clock cycles All ...
Page 48
... CONCURRENT AUTO PRECHARGE An access command (READ or WRITE) to another bank while an access command with auto precharge enabled is executing is not allowed by SDRAMs, unless the SDRAM supports CONCURRENT AUTO PRECHARGE. ISSI READ With Auto Precharge interrupted by a READ T0 T1 ...
Page 49
IS42S81600B, IS42S16800B WRITE with Auto Precharge 3. Interrupted by a READ (with or without auto precharge): A READ to bank m will interrupt a WRITE on bank n when registered, with the data-out appearing (CAS latency) later. The PRECHARGE to ...
Page 50
IS42S81600B, IS42S16800B SINGlE READ WITH AUTO PRECHARGE CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/DQML DQMH A0-A9, A11 ROW A10 ROW t ...
Page 51
IS42S81600B, IS42S16800B READ WITH AUTO PRECHARGE CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP t CMS DQM/DQML DQMH A0-A9, A11 ROW COLUMN ...
Page 52
IS42S81600B, IS42S16800B SINGlE READ WITHOUT AUTO PRECHARGE CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/DQML DQMH A0-A9, A11 ROW A10 ROW t ...
Page 53
IS42S81600B, IS42S16800B READ WITHOUT AUTO PRECHARGE CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP t CMS DQM/DQML DQMH A0-A9, A11 ROW COLUMN ...
Page 54
IS42S81600B, IS42S16800B SINGlE WRITE WITH AUTO PRECHARGE CLK t t CKS CKH CKE t t CMS CMH ACTIVE NOP COMMAND DQM/DQML, DQMH A0-A9, A11 ROW A10 ROW t ...
Page 55
IS42S81600B, IS42S16800B SINGlE WRITE - WITHOUT AUTO PRECHARGE CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/DQML DQMH A0-A9, A11 ROW DISABLE AUTO ...
Page 56
IS42S81600B, IS42S16800B WRITE - WITHOUT AUTO PRECHARGE CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP t DQM/DQML DQMH A0-A9, A11 ROW A10 ROW ...
Page 57
IS42S81600B, IS42S16800B WRITE - WITH AUTO PRECHARGE CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP WRITE t CMS DQM/DQML DQMH A0-A9, A11 ROW COLUMN ...
Page 58
IS42S81600B, IS42S16800B ORDERING INFORMATION - V Commercial Range: 0°C to 70°C Frequency Speed (ns) Order Part No. 167 MHz 6 IS42S81600B-6T 143 MHz 7 IS42S81600B-7T Frequency Speed (ns) Order Part No. 167 MHz 6 IS42S16800B-6T 143 MHz 7 IS42S16800B-7T ORDERING ...
Page 59
IS42S81600B, IS42S16800B ORDERING INFORMATION - V Commercial Range: 0°C to 70°C Frequency Speed (ns) Order Part No. 167 MHz 6 IS42S81600B-6TL 143 MHz 7 IS42S81600B-7TL Frequency Speed (ns) Order Part No. 167 MHz 6 IS42S16800B-6TL 143 MHz 7 IS42S16800B-7TL 133 ...
Page 60
IS42S81600B, IS42S16800B 60 Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. G 06/11/09 ...