STK10C68C55M Cypress Semiconductor Corp, STK10C68C55M Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
STK10C68C55M
Manufacturer Part Number
STK10C68C55M
Description
Manufacturer
Cypress Semiconductor Corp
Type
NVSRAMr
Datasheet
1.STK10C68C55M.pdf
(12 pages)
Specifications of STK10C68C55M
Word Size
8b
Organization
8Kx8
Density
64Kb
Interface Type
Parallel
Access Time (max)
55ns
Operating Supply Voltage (typ)
5V
Package Type
CDIP
Operating Temperature Classification
Military
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
4.5V
Operating Temp Range
-55C to 125C
Pin Count
28
Mounting
Through Hole
Supply Current
55mA
Lead Free Status / RoHS Status
Compliant
RECALL CYCLES #1, #2 & #3
Note p: Measured with W and NE both high, and G and E low.
Note q: Once t
Note r:
RECALL CYCLE #1: NE Controlled
RECALL CYCLE #2: E Controlled
RECALL CYCLE #3: G Controlled
March 2006
DQ (DATA OUT)
DQ (DATA OUT)
DQ (DATA OUT)
NO.
33
34
35
36
37
38
39
40
the RECALL initiation cycle.
If W is low at any point in which both E and NE are low and G is high, then a STORE cycle will be initiated instead of a RECALL.
t
t
t
t
t
t
t
NLQX
NLNH
WHNL
ELNL
NLQZ
RESTORE
GLNL
NE
NE
NE
W
W
G
W
G
G
E
#1
E
E
p
q
NLNH
has been satisfied by NE, G, W and E, the RECALL cycle is completed automatically. Any of NE, G or E may be used to terminate
SYMBOLS
t
t
t
t
t
t
ELQXR
ELNHR
NLEL
GLEL
WHEL
GLEL
#2
t
ELNL
t
t
t
t
t
38
GLQXR
GLNH
NLGL
WHGL
ELGL
t
WHNL
HIGH IMPEDANCE
HIGH IMPEDANCE
#3
37
t
t
ELGL
GLEL
38
t
36
GLNL
t
WHGL
36
t
WHEL
37
37
t
t
NLGL
NLEL
35
35
RECALL Cycle Time
RECALL Initiation Cycle Time
NE Set-up
Output Enable Set-up
Write Enable Set-up
Chip Enable Set-up
NE Fall to Outputs Inactive
Power-up RECALL Duration
o
o
,
o
r
t
NLQZ
39
7
PARAMETER
t
NLNH
34
Document Control # ML0006 rev 0.2
t
t
ELNHR
GLNH
34
34
HIGH IMPEDANCE
t
NLQX
33
t
t
GLQXR
ELQXR
33
33
(V
CC
MIN
20
0
0
0
0
= 5.0V
STK10C68
MAX
550
20
20
±
10%)
UNITS
μs
ns
ns
ns
ns
ns
ns
μs