TFDU6108-TT3 19 Vishay, TFDU6108-TT3 19 Datasheet
TFDU6108-TT3 19
Specifications of TFDU6108-TT3 19
Related parts for TFDU6108-TT3 19
TFDU6108-TT3 19 Summary of contents
Page 1
... Fast Infrared Transceiver Module (4 Mbit/s), IrDA Interface Compatible, 2 5.5 V Supply Voltage Range Description The TFDU6108 is an infrared transceiver module compliant to the latest IrDA standard for fast infrared data communication, supporting IrDA speeds up to 4.0 Mbit/s (FIR), and carrier based remote control modes MHz ...
Page 2
... TFDU6108 Vishay Semiconductors Parts Table Part TFDU6108-TR3 Oriented in carrier tape for side view surface mounting TFDU6108-TT3 Oriented in carrier tape for top view surface mounting Functional Block Diagram SCLK TXD 17086 Pin Description Pin Number Function 1 IRED Anode separate power supply can be used at this pin. For V > ...
Page 3
... Test Conditions Symbol < CC2 CC1 < CC1 CC2 < CC1 logic amb T stg I (DC) IRED < (RP) on IRED V IREDA V Txd V Rxd d TFDU6108 Vishay Semiconductors Min Typ. Max - 125 350 - 100 240 130 600 - 0 0 0.5 logic - 0 0.5 logic 2.5 2.8 Internally mW/sr limited to ...
Page 4
... TFDU6108 Vishay Semiconductors Electrical Characteristics Transceiver ° 2 5.5 V unless otherwise noted. amb CC Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. Parameter Supply voltage ° °C Dynamic supply current active, no signal ° ° °C idle active, no load ° ...
Page 5
... Document Number 82537 Rev. 1.7, 13-May-05 0.4 0.6 0.8 1.0 1.2 1.4 voltage V The current "I input voltage. Test Conditions Symbol TFDU6108 Vishay Semiconductors 1.6 1.8 2 under typical working conditions. dd " is the typical input current vs. the VIC Min Typ. Max www.vishay.com Unit 2 ...
Page 6
... TFDU6108 Vishay Semiconductors Parameter Logic LOW receiver input optical ambient noise irradiance suppression up to this level for e.g. fluorescent light tolerance equivalent to the IrDA "Background Light and Electromagnetic Field" specification Rise time of output signal 2.2 kΩ Fall time of output signal 2.2 kΩ input pulse length 20 μ ...
Page 7
... Recommended Circuit Diagram Operated with a low impedance power supply the TFDU6108 needs no external components. However, depending on the entire system design and board lay- out, additional components may be required (see fig- ure 1). V CC2 R1 V CC1 IRED Cathode R2 Rxd Rxd Vcc C1 C2 ...
Page 8
... Lead-Free, Recommended Solder Profile The TFDU6108 is a lead-free transceiver and quali- fied for lead-free processing. For lead-free solder paste like max. at 230 ° C standard reflow profiles: Ramp-Soak-Spike (RSS) and Ramp-To-Spike (RTS). The Ramp-Soak-Spike profile was developed primarily for reflow ovens heated by infrared radiation. Shown below in figure 3 is Vishay’ ...
Page 9
... Current derating as a function of 200 the maximum forward current of IRED. Maximum duty cycle 100 100 120 140 Temperature ( °C) 14875 Figure 4. Current Derating Diagram Package Dimensions in mm 18473 Document Number 82537 Rev. 1.7, 13-May-05 TFDU6108 Vishay Semiconductors www.vishay.com 9 ...
Page 10
... TFDU6108 Vishay Semiconductors Appendix A Serial Interface Implementation Basics of the IrDA Definitions The data lines are multiplexed with the transmitter and receiver signals and separate clocks are used since the transceivers respond to the same address. IRTX/SWDAT IRRX/SRDAT Infrared SCLK1 Controller SCLK2 17092 ...
Page 11
... IRRX/SRDAT line. The slave disables the internal signal from the receiver photo diode during Document Number 82537 Rev. 1.7, 13-May-05 TFDU6108 Vishay Semiconductors the response phase of a read transaction. The addressed slave will output the read data on the IRRX/SRDAT line regardless of the setting of the Receiver Output Enable bit in the Mode Selection reg- ister 0 ...
Page 12
... TFDU6108 Vishay Semiconductors Figure 9. Write Data Waveform Note 1: If the APEN bit in control register 0 is set to 1, the internal signal from the receiver photo diode is discon nected and the IRRX/ SRDAT line is pulsed low for one clock cycle at the end of a write or special command ...
Page 13
... At 2.0 V for single-ended signals At 0.8 V for single-ended signals After F.E., SCLK tDOtv After F.E., SCLK tDOth After R.E., SCLK tDOrv After R.E., SCLK tDOrh After R.E., SCLK Before R.E., SCLK After R.E., SCLK TFDU6108 Vishay Semiconductors Min. Max. tCKp 250 infinity tCKh 60 tCKl ...
Page 14
... Power - up defaults After power on the transceiver has to stay by definition in the following default mode shown in the table. The default mode of the TFDU6108 is different from the originally defined IrDA Serial Interface default mode. The implemented deviation from the standard was a market re- quest because only in this way a requested quick function test is possible with the TFDU6108 without the need to connect to a programming device ...
Page 15
... Data acknowledgement generated by the slave is available if the APEN bit is set the common control register. In IrDA default state this functionality is disabled. In default state of the TFDU6108 it is enabled (see above strongly recommended that this functionality is enabled the safe side for correct data transmission during SITC mode. ...
Page 16
... TFDU6108 Vishay Semiconductors Main-ctrl-2 register values bit bit bit bit 8xh Fxh 7xh 6xh 5xh 4xh 3xh 2xh 1xh 0xh default setting Used Extended Indexed Registers The table shows the valid extended indexed commands its allowable modes and the data depth to them. ...
Page 17
... Index [3:0] & Index [3:0] & acknowledgement generating independent of the value of APEN Index [3:0] & Index [3:0] & acknowledgement generating independent of the value of APEN Index [3:0] & acknowledgement generating independent of the value of APEN A [2:0] = 111 & TFDU6108 Vishay Semiconductors no reaction no reaction no reaction www.vishay.com 17 ...
Page 18
... The transceiver address of Vishay FIR module TFDU6108 is 001. All commands have a common \"header\" or series of leading bits which take the form shown below. first bit sent to ...
Page 19
... The 3-bit transceiver address (A0-3) is for selecting the destination, e.g. 010 to TFDU8108 and 001 to TFDU6108. The second byte is data field (D0-7) for setting the characteristics of the transceiver module, e.g. SIR mode (00) or VFIR (05) when the register address is 0001 ...
Page 20
... FX www.vishay.com 20 programming TFDU6108 Programming Sequence (Transceiver address: 001) 011 0000 100 1 11110000 00 011 0000 100 1 00000000 00 011 1000 100 1 00000000 00 011 1000 100 1 10000000 00 011 1000 100 1 01000000 00 011 1000 100 1 11000000 00 011 1000 100 1 10100000 00 ...
Page 21
... Reel Dimensions Drawing-No.: 9.800-5090.01-4 Issue: 1; 29.11.05 14017 Tape Width A max 330 Document Number 82537 Rev. 1.7, 13-May- min. W max 24.4 30.4 TFDU6108 Vishay Semiconductors W min. W max 23.9 27.4 www.vishay.com 21 ...
Page 22
... TFDU6108 Vishay Semiconductors Tape Dimensions in mm www.vishay.com 22 Document Number 82537 Rev. 1.7, 13-May-05 ...
Page 23
... Document Number 82537 Rev. 1.7, 13-May-05 TFDU6108 Vishay Semiconductors 18283 www.vishay.com 23 ...
Page 24
... TFDU6108 Vishay Semiconductors Ozone Depleting Substances Policy Statement It is the policy of Vishay Semiconductor GmbH to 1. Meet all present and future national and international statutory requirements. 2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment ...
Page 25
... Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay’ ...