SI8440BB-C-IS Silicon Laboratories Inc, SI8440BB-C-IS Datasheet
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
SI8440BB-C-IS
Specifications of SI8440BB-C-IS
Available stocks
Related parts for SI8440BB-C-IS
SI8440BB-C-IS Summary of contents
Page 1
Features High-speed operation 150 Mbps Low propagation delay: <10 ns worst case Wide Operating Supply Voltage: 2.70–5.5 V Ultra ...
Page 2
Si8440/41/42/45 2 Rev. 1.2 ...
Page 3
T C ABLE O F ONTENTS Section 1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
Si8440/41/42/45 1. Electrical Specifications Table 1. Electrical Characteristics ( ±10 ±10%, T DD1 DD2 A Parameter Symbol High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage ...
Page 5
Table 1. Electrical Characteristics (Continued ±10 ±10%, T DD1 DD2 A Parameter Symbol 10 Mbps Supply Current (All inputs = 5 MHz square wave all outputs) Si8440Bx, ...
Page 6
Si8440/41/42/45 Table 1. Electrical Characteristics (Continued ±10 ±10%, T DD1 DD2 A Parameter Symbol Si844xBx Maximum Data Rate Minimum Pulse Width Propagation Delay t PHL Pulse Width Distortion | ...
Page 7
V Typical Input t t PLH PHL 90% 90% 1.4 V 10% 10% Typical Output t r Figure 2. Propagation Delay Timing Rev. 1.2 Si8440/41/42/ ...
Page 8
Si8440/41/42/45 Table 2. Electrical Characteristics (V = 3.3 V ±10 3.3 V ±10%, T DD1 DD2 Parameter High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage Input Leakage Current 1 Output ...
Page 9
Table 2. Electrical Characteristics (Continued 3.3 V ±10 3.3 V ±10%, T DD1 DD2 Parameter 10 Mbps Supply Current (All inputs = 5 MHz square wave all outputs) Si8440Bx, Si8445Bx V ...
Page 10
Si8440/41/42/45 Table 2. Electrical Characteristics (Continued 3.3 V ±10 3.3 V ±10%, T DD1 DD2 Parameter Si844xBx Maximum Data Rate Minimum Pulse Width Propagation Delay Pulse Width Distortion | PLH PHL 2 Propagation ...
Page 11
Table 3. Electrical Characteristics ( –40 to 125 ºC; applies to narrow and wide-body SOIC packages) DD1 DD2 A Parameter High Level Input Voltage Low Level Input Voltage High Level Output ...
Page 12
Si8440/41/42/45 Table 3. Electrical Characteristics ( –40 to 125 ºC; applies to narrow and wide-body SOIC packages) DD1 DD2 A Parameter 10 Mbps Supply Current (All inputs = 5 MHz square ...
Page 13
Table 3. Electrical Characteristics ( –40 to 125 ºC; applies to narrow and wide-body SOIC packages) DD1 DD2 A Parameter Si844xBx Maximum Data Rate Minimum Pulse Width Propagation Delay Pulse Width ...
Page 14
Si8440/41/42/45 Table 4. Absolute Maximum Ratings Parameter 2 Storage Temperature Ambient Temperature Under Bias 3 Supply Voltage (Revision C) 3 Supply Voltage (Revision D) Input Voltage Output Voltage Output Current Drive Channel Lead Solder Temperature (10 s) Maximum Isolation Voltage ...
Page 15
Table 7. Insulation and Safety-Related Specifications Parameter 1 Nominal Air Gap (Clearance) Nominal External Tracking (Creepage) Minimum Internal Gap (Internal Clearance) Tracking Resistance (Comparative Tracking Index) 2 Resistance (Input-Output) 2 Capacitance (Input-Output) 3 Input Capacitance Notes: 1. The values in ...
Page 16
Si8440/41/42/45 Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB* Parameter Maximum Working Insulation Voltage Input to Output Test Voltage Highest Allowable Overvoltage (Transient Overvoltage sec) TR Pollution Degree (DIN VDE 0110, Table 1) Insulation Resistance at T ...
Page 17
Figure 3. (WB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2 500 430 400 360 300 210 200 100 0 0 Figure ...
Page 18
Si8440/41/42/45 Table 12. Si84xx Logic Operation Table V EN VDDI I 1,2,3,4 1,5,6 1,2 Input State Input ...
Page 19
P/N 1,2 1,2 EN1 EN2 Si8440 — H Outputs B1, B2, B3, B4 are enabled and follow the input state. — L Outputs B1, B2, B3, B4 are disabled and Logic Low or in high impedance state. Si8441 H X ...
Page 20
Si8440/41/42/45 2. Typical Performance Characteristics The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 1, 2, and 3 for actual specification limits ...
Page 21
Application Information 3.1. Theory of Operation The operation of an Si844x channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and ...
Page 22
Si8440/41/42/45 3.2. Eye Diagram Figure 13 illustrates an eye-diagram taken on an Si8440. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an ...
Page 23
Layout Recommendations Dielectric isolation is a set of specifications produced by the safety regulatory agencies from around the world that describes the physical construction of electrical equipment that derives power from a high-voltage power system such as 100–240 V ...
Page 24
Si8440/41/42/45 3.3.4. RF Radiated Emissions The Si844x family uses a RF carrier frequency of approximately 700 MHz. This results in a small amount of radiated emissions at this frequency and its harmonics. The radiation is not from the IC but, ...
Page 25
Errata and Design Migration Guidelines (Revision C Only) The following errata apply to Revision C devices only. See "6. Ordering Guide" on page 27 for more details. No errata exist for Revision D devices. 4.1. Enable Pin Causes Outputs ...
Page 26
Si8440/41/42/45 5. Pin Descriptions Name SOIC-16 Pin DD1 GND1 EN1/NC 7 GND1 8 GND2 9 2 EN2/ GND2 15 ...
Page 27
... Si8440BA-D-IS1 4 Si8441AA-D-IS1 3 Si8441BA-D-IS1 3 Si8442AA-D-IS1 2 Si8442BA-D-IS1 2 Si8445BA-D-IS1 4 Si8440AB-D-IS 4 Si8440BB-D-IS 4 Si8441AB-D-IS 3 Si8441BB-D-IS 3 Si8442AB-D-IS 2 Si8442BB-D-IS 2 Si8445BB-D-IS 4 Notes: 1. All packages are RoHS-compliant. Moisture sensitivity level is MSL3 for wide-body SOIC-16 packages and MSL2A for narrow-body SOIC-16 packages with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures ...
Page 28
... Si8441AB-C- Si8441BB-C- Si8442AB-C- Si8442BB-C- Si8445BB-C- Si8440AB-C-IS1 4 2 Si8440BB-C-IS1 4 2 Si8441AB-C-IS1 3 2 Si8441BB-C-IS1 3 2 Si8442AB-C-IS1 2 2 Si8442BB-C-IS1 2 2 Si8445BB-C-IS1 4 Notes: 1. All packages are RoHS-compliant. Moisture sensitivity level is MSL3 for wide-body SOIC-16 packages and MSL2A for narrow-body SOIC-16 packages with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures ...
Page 29
Package Outline: 16-Pin Wide Body SOIC Figure 17 illustrates the package details for the Si844x Digital Isolator. Table 17 lists the values for the dimensions shown in the illustration. Table 17. Package Diagram Dimensions Figure 17. 16-Pin Wide Body ...
Page 30
Si8440/41/42/45 8. Landing Pattern: 16-Pin Wide-Body SOIC Figure 18 illustrates the recommended landing pattern details for the Si844x in a 16-pin wide-body SOIC. Table 18 lists the values for the dimensions shown in the illustration. Table 18. 16-Pin Wide Body ...
Page 31
Package Outline: 16-Pin Narrow Body SOIC Figure 19 illustrates the package details for the Si844x in a 16-pin narrow-body SOIC (SO-16). Table 19 lists the values for the dimensions shown in the illustration. Figure 19. 16-pin Small Outline Integrated ...
Page 32
Si8440/41/42/45 Table 19. Package Diagram Dimensions (Continued) h θ aaa bbb ccc ddd Notes: 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. 3. This drawing conforms to the JEDEC Solid ...
Page 33
Landing Pattern: 16-Pin Narrow Body SOIC Figure 20 illustrates the recommended landing pattern details for the Si844x in a 16-pin narrow-body SOIC. Table 20 lists the values for the dimensions shown in the illustration. Figure 20. 16-Pin Narrow Body ...
Page 34
Si8440/41/42/45 11. Top Marking: 16-Pin Wide Body SOIC Figure 21. Si8440/41/42/45 Top Marking Line 1 Marking: Base Part Number Ordering Options (See Ordering Guide for more information). Line 2 Marking Year WW = Workweek TTTTTT = Mfg Code ...
Page 35
Top Marking: 16-Pin Narrow Body SOIC Figure 22. 16-Pin Narrow Body SOIC Top Marking Table 22. 16-Pin Narrow Body SOIC Top Marking Table Line 1 Marking: Base Part Number Ordering Options (See Ordering Guide for more information). Line 2 ...
Page 36
Si8440/41/42/ OCUMENT HANGE IST Revision 0.62 to Revision 0.63 Rev 0.63 is the first revision of this document that applies to the new series of ultra low power isolators featuring pinout and functional compatibility with previous ...
Page 37
N : OTES Si8440/41/42/45 Rev. 1.2 37 ...
Page 38
... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...