LSISAS1064E LSI, LSISAS1064E Datasheet - Page 11

no-image

LSISAS1064E

Manufacturer Part Number
LSISAS1064E
Description
Manufacturer
LSI
Datasheet

Specifications of LSISAS1064E

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LSISAS1064E
Manufacturer:
ST
Quantity:
2 241
Part Number:
LSISAS1064E
Manufacturer:
LSI
Quantity:
996
Part Number:
LSISAS1064E
Manufacturer:
LSI
Quantity:
20 000
Company:
Part Number:
LSISAS1064E
Quantity:
2 833
Part Number:
LSISAS1064E B1
Manufacturer:
LSI
Quantity:
110
Part Number:
LSISAS1064E B1
Manufacturer:
LSI/PBF
Quantity:
654
Part Number:
LSISAS1064E B1
Manufacturer:
LSILOGI
Quantity:
20 000
Company:
Part Number:
LSISAS1064E B1
Quantity:
798
Part Number:
LSISAS1064E B3
Manufacturer:
LSI
Quantity:
59
Part Number:
LSISAS1064E B3
Manufacturer:
LSI
Quantity:
147
Part Number:
LSISAS1064E B3
Manufacturer:
LSI
Quantity:
20 000
Part Number:
LSISAS1064E-B3
Quantity:
3
Queue Manager
SATA Engine
Port Layer Connection Manager and Switch
SAS Link
SAS Phys
Quad Port DMA Arbiter
Context RAM
DB08-000275-03
The queue manager is responsible for managing various queue
structures that support the SSP, SMP, and SATA/STP protocols. The
queue structures are the primary means for the IOP to initiate I/Os to the
hardware, and for the hardware to notify the IOP of I/O status.
The SATA engine provides information to the transport modules to enable
handling of SATA commands. The SATA engine tracks queued
commands per device and provides these tags to the SATA transport
layer blocks.
The port layer connection manager and switch handles transmission
requests from the transport modules and originates connection requests
to the SAS links. It is also responsible for handling SAS wide port
configurations.
The SAS link layer manages SAS connections between initiator and
target ports, data clocking, and CRC checking on transmitted data. The
SAS link is also responsible for starting a link reset sequence.
The SAS phys interface to the physical layer, perform serial-to-parallel
conversion of received data and parallel-to-serial conversion of transmit
data, manage phy reset sequences, and perform 8b/10b encoding.
The quad port arbiter interfaces with the host interface DMA arbiter and
determines bus priority between the quad port phys for DMA transfers.
The context RAM is a memory that is shared between the host interface
module and the quad port module. The context RAM holds a portion of
the firmware.
LSISAS1064E PCI Express to 4-Port Serial Attached SCSI Controller 11 of 30
May 2006 - Version 2.0
Copyright © 2004–2006 by LSI Logic Corporation. All rights reserved.

Related parts for LSISAS1064E