CY7C341-25HC Cypress Semiconductor Corp, CY7C341-25HC Datasheet
CY7C341-25HC
Specifications of CY7C341-25HC
Available stocks
Related parts for CY7C341-25HC
CY7C341-25HC Summary of contents
Page 1
... LAB. Each LAB is interconnected with a programmable inter- connect array, allowing all signals to be routed throughout the chip. The speed and density of the CY7C341 allows them to be used in a wide range of applications, from replacement of large amounts of 7400-series TTL logic, to complex controllers and multifunction chips ...
Page 2
... LAB E MACROCELL 65 MACROCELL 66 MACROCELL 67 MACROCELL 68 MACROCELL 69–80 LAB F MACROCELL 81 MACROCELL 82 MACROCELL 83 MACROCELL 84 MACROCELL 85 MACROCELL 86 MACROCELL 87 MACROCELL 88 MACROCELL 89–96 3, 24, 45, 66 (B5, G2, K7, E10 GND CY7C341 7C341-30 7C341- 380 380 480 480 480 480 360 360 435 435 435 435 INPUT (C6) 84 INPUT ...
Page 3
... RSU DELAY LAD SYSTEM CLOCK DELAY t ICS CLOCK DELAY t IC LOGIC ARRAY DELAY t FD I/O DELAY t IO Figure 1. CY7C341 Internal Timing Model CY7C341 PGA Bottom View I/O I/O GND I/O INPUT I/O I/O I/O GND INPUT V I/O CC I/O INPUT INPUT I/O ...
Page 4
... C to +125 C (Case) Min. Max. 2.4 0.45 2 −0.3 0.8 −10 +10 −40 +40 −30 −90 Commercial 360 Military/Industrial 435 Commercial 380 Military/Industrial 480 100 100 Max 0.5V has been chosen to avoid test OUT CY7C341 ± ± 10% 5V ± 10% Unit 0 µA µ Unit pF pF Page ...
Page 5
... Com’l Mil Com’l Mil Com’l 15 Mil 15 Com’l 30 [8] Mil 30 should be added to the comparable delay for a dedicated input. If expanders are used, add the PIA CY7C341 ALL INPUT PULSES 3.0V 90% 10% GND < [6] 7C341-30 7C341-35 Max Min. Max Min. ...
Page 6
... Com’l 62 Mil 62.5 Com’l 62.5 Mil 62.5 Com’l 3 [3, 18] Mil the minimum internal period for an internal synchronous state machine configuration. This delay is for feedback within S1 CY7C341 [6] (continued) 7C341-30 7C341-35 Max Min. Max Min. Max 12.5 10 12 ...
Page 7
... If register output states must also control external points, this frequency can still be observed ACF AS1 AWH AWL . It assumes data and clock input signals are applied to dedicated input pins and no expander logic is used. ACO1 CY7C341 [6] (continued) 7C341-30 7C341-35 Max Min. Max Min ...
Page 8
... Mil 6 Com’l 6 Mil 6 Com’l 3 Mil 3 Com’l 1 Mil 1 [28] Com’l 3 Mil 3 Com’l 8 Mil 8 Com’l 8 Mil 8 14 Mil 14 Com’l 2 Mil 2 Com’l 1 Mil 1 Com’l 5 Mil 5 Com’l 5 Mil 5 CY7C341 7C341-30 7C341-35 Min. Max Min. Max ...
Page 9
... USE ULTRA37000™ FOR ALL NEW DESIGNS [2] Over the Operating Range (continued) 7C341-25 Min. Max Com’l 5 Mil 5 Com’l 5 Mil 5 Com’l 14 Mil t /t PD1 PD2 CO1 CO2 CY7C341 7C341-30 7C341-35 Min. Max Min. Max HIGH-IMPEDANCE 3-ST ATE VALID OUTPUT Page Unit ...
Page 10
... FROM ASYNCH. REGISTERED FEEDBACK Internal Combinatorial INPUT PIN I/O PIN EXPANDER ARRAY DELAY LOGIC ARRAY INPUT LOGIC ARRAY OUTPUT Document #: 38-03034 Rev. *B USE ULTRA37000™ FOR ALL NEW DESIGNS AS1 ACO1 AOH ACO2 PIA EXP CY7C341 t t AWH AWL LAC LAD Page ...
Page 11
... RSU DATA FROM LOGIC ARRAY Internal Synchronous CLOCK FROM LOGIC ARRAY t RD DATA FROM LOGIC ARRAY OUTPUT PIN Document #: 38-03034 Rev. *B USE ULTRA37000™ FOR ALL NEW DESIGNS t AWL RSU LATCH FD t PIA ICS CY7C341 CLR PRE HIGH IMPEDANCE STATE Page ...
Page 12
... Ordering Information Speed (ns) Ordering Code 25 CY7C341-25HC/HI CY7C341-25JC/JI CY7C341-25RC/RI 30 CY7C341-30HC/HI CY7C341-30JC/JI CY7C341-30RC/RI CY7C341-30HMB CY7C341-30RMB 35 CY7C341-35HC/HI CY7C341-35JC/JI CY7C341-35RC/RI CY7C341-35HMB CY7C341-35RMB MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics Parameter CC1 Document #: 38-03034 Rev. *B USE ULTRA37000™ FOR ALL NEW DESIGNS Package Name Package Type H84 ...
Page 13
... Package Diagrams Document #: 38-03034 Rev. *B USE ULTRA37000™ FOR ALL NEW DESIGNS 84-Leaded Windowed Leaded Chip Carrier H84 CY7C341 51-80081-** Page ...
Page 14
... Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. USE ULTRA37000™ FOR ALL NEW DESIGNS 84-Lead Plastic Leaded Chip Carrier J83 84-Lead Windowed Pin Grid Array R84 CY7C341 51-85006-*A 51-80026-*B Page ...
Page 15
... Document History Page Document Title: CY7C341 192-Macrocell MAX® EPLD Document Number: 38-03034 REV. ECN NO. Issue Date ** 106379 06/18/01 *A 111355 12/17/01 *B 213375 See ECN Document #: 38-03034 Rev. *B USE ULTRA37000™ FOR ALL NEW DESIGNS Orig. of Change SZV Change from Spec#: 38-00499 to 38-03034 ...