5962-9061102YA QP SEMICONDUCTOR, 5962-9061102YA Datasheet - Page 10

no-image

5962-9061102YA

Manufacturer Part Number
5962-9061102YA
Description
Manufacturer
QP SEMICONDUCTOR
Datasheet

Specifications of 5962-9061102YA

Lead Free Status / RoHS Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
5962-9061102YA
Manufacturer:
CY
Quantity:
261
Part Number:
5962-9061102YA
Manufacturer:
CYP
Quantity:
1 559
DSCC FORM 2234
APR 97
1/
2/
3/
4/
5/
6/
7/
8/
External asynchronous
clock period
External maximum
frequency in
asynchronous mode
1/(t
Maximum internal
asynchronous frequency
1/ (t
Data path maximum
frequency in
asynchronous mode
Maximum asynchronous
register toggle
frequency 1/(t
t
Output data stable time
from asynchronous
clock input 12/ 25/
Test
(t
(t
2/ 23/
AWL
ACO1
AWH
2/ 22/
AP
These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
Tested initially and after any design or process changes that affect that parameter, and therefore shall be guaranteed to
the limits specified in Table I.
For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed one
second.
Measured with device programmed with manufacturer test pattern and the test pattern shall be made available upon
request.
AC tests are performed with input rise and fall times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0
to 3.0 V, and the output load on figure 3, circuit A.
This parameter is the delay from an input signal applied to a dedicated input pin to a combinatorial output on any output
pin. This delay assumes no expander terms are used to form the logic function. (see figure 4)
This parameter is the delay from an input signal applied to an I/O macrocell pin to any output. This delay assumes no
expander terms are used to form the logic function.
This parameter is the delay from an input signal applied to a dedicated input pin to combinatorial output on any output pin.
This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay
for one pass through the expander logic.
ACF
) 2/ 24/
)
+ t
+ t
+ t
DEFENSE SUPPLY CENTER COLUMBUS
AWL
AS
AS
) or
2/ 21/
)
)
MICROCIRCUIT DRAWING
COLUMBUS, OHIO 43218-3990
AWH
2/
+
STANDARD
Symbol
t
f
f
f
f
t
AP
MAXA1
MAXA2
MAXA3
MAXA4
AOH
TABLE I. Electrical performance characteristics - Continued.
External Synchronous Switching Characteristics
See figure 4
unless otherwise specified
-55°C ≤ T
4.5 V ≤ V
Conditions
5/
C
CC
≤+125°C
≤ 5.5 V
SIZE
A
9, 10, 11
9, 10, 11
9, 10, 11
9, 10, 11
9, 10, 11
subgroups
9, 10, 11
Group A
REVISION LEVEL
02
01
02
01
02
01
02
01
02
All
Device
B
type
01
37
20.0
27.0
16.6
25.0
16.6
40.0
16.6
45.0
14
Min
50
Limits
SHEET
5962-90611
Max
10
Unit
MHz
MHz
MHz
MHz
ns
ns

Related parts for 5962-9061102YA