PLDC20RA10-20PC Cypress Semiconductor Corp, PLDC20RA10-20PC Datasheet

no-image

PLDC20RA10-20PC

Manufacturer Part Number
PLDC20RA10-20PC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of PLDC20RA10-20PC

# Macrocells
10
# I/os (max)
10
Propagation Delay Time
20ns
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
0C to 75C
Operating Temperature Classification
Commercial
Mounting
Through Hole
Pin Count
24
Supply Current
80mA
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PLDC20RA10-20PC
Quantity:
59
Cypress Semiconductor Corporation
Document #: 38-03012 Rev. **
1PLDC20RA10
Features
• Advanced-user programmable macrocell
• CMOS EPROM technology for reprogrammability
• Up to 20 input terms
• 10 programmable I/O macrocells
• Output macrocell programmable as combinatorial or
• Product-term control of register clock, reset and set and
• Register preload and power-up reset
• Four data product terms per output macrocell
• Fast
• Low power
Logic Block Diagram
asynchronous D-type registered output
output enable
— Commercial
— Military
— I
V
OE
12
13
SS
t
t
t
t
t
t
PD
CO
SU
PD
CO
SU
CC
= 15 ns
= 7 ns
= 20 ns
= 10 ns
max - 80 mA (Commercial)
= 15 ns
= 20 ns
MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL
I/O
11
14
I
9
9
4
4
I/O
10
15
I
8
8
4
4
I/O
9
16
I
7
7
4
4
I/O
8
17
I
3901 North First Street
6
6
4
4
7
I/O
I
18
5
5
4
Reprogrammable Asynchronous
4
Functional Description
The Cypress PLDC20RA10 is a high-performance, sec-
ond-generation programmable logic device employing a flexi-
ble macrocell structure that allows any individual output to be
configured independently as a combinatorial output or as a
fully asynchronous D-type registered output.
The Cypress PLDC20RA10 provides lower-power operation
with superior speed performance than functionally equivalent
bipolar devices through the use of high-performance 0.8-mi-
cron CMOS manufacturing technology.
The PLDC20RA10 is packaged in a 24 pin 300-mil molded
DIP, a 300-mil windowed cerDIP, and a 28-lead square lead-
less chip carrier, providing up to 20 inputs and 10 outputs.
When the windowed device is exposed to UV light, the 20RA10
is erased and can then be reprogrammed.
• High reliability
• Windowed DIP, windowed LCC, DIP, LCC, PLCC avail-
I/O
6
19
I
4
able
4
— I
— Proven EPROM technology
— >2001V input protection
— 100% programming and functional testing
4
CC
4
max = 85 mA (Military)
San Jose
I/O
5
I
20
3
3
4
4
CMOS Logic Device
I/O
4
21
I
2
2
4
CA 95134
4
I/O
22
3
I
1
1
PLDC20RA10
Revised March 26, 1997
4
4
I/O
23
2
I
0
0
408-943-2600
RA10–1
4
4
V
PL
24
1
CC

Related parts for PLDC20RA10-20PC

PLDC20RA10-20PC Summary of contents

Page 1

... CMOS manufacturing technology. The PLDC20RA10 is packaged pin 300-mil molded DIP, a 300-mil windowed cerDIP, and a 28-lead square lead- less chip carrier, providing inputs and 10 outputs. When the windowed device is exposed to UV light, the 20RA10 is erased and can then be reprogrammed ...

Page 2

... Note: 1. The CG7C324 is the PLDC20RA10 packaged in the JEDEC-compatible 28-pin PLCC pinout. Pin function and pin order is identical for both PLCC pinouts. The principal difference is in the location of the “no connect” (NC) pins Document #: 38-03012 Rev. ** ...

Page 3

... Output Always Enabled External Pin OE Figure 2. Four Possible Output Enable Alternatives for the PLDC20RA10 Document #: 38-03012 Rev. ** PRELOAD (FROM PIN Figure 1. PLDC20RA10 Macrocell RA10–6 Combination of Programmable and Hardwired RA10–8 PLDC20RA10 OUTPUT ENABLE (FROM PIN 13 I/O PIN O O RA10–5 Programmable RA10– ...

Page 4

... Registered/ActiveLOW Registered/Active HIGH Figure 3. Four Possible Macrocell Configurations for the PLDC20RA10 Document #: 38-03012 Rev RA10–10 RA10–12 PLDC20RA10 Combinatorial/Active LOW RA10–11 Combinatorial/Active HIGH RA10–13 Page ...

Page 5

... V = Max 0.5V CC OUT V = Max GND Outputs Open Max., Outputs Disabled (In High Z CC State) Device Operating at f MAX Test Conditions MHz 2 MHz OUT PLDC20RA10 Ambient Temperature + 10% – +125 C 5V 10% Min. Max. Unit Com’l 2.4 V Mil 0.5 V [4] 2.0 V [4] 0.8 V – ...

Page 6

... Equivalent to: 1.86V=V thc RA10–16 Output W aveform Measurement Level V OH 0. 0. 0.5V (c) PLDC20RA10 ALL INPUT PULSES 3.0V 90% 10% < THÉ VENIN EQUIVALENT(Military) 190 2.02V=V OUTPUT V X RA10– RA10– RA10– RA10– RA10– RA10– RA10– ...

Page 7

... LOW output. Please see part ( Test Loads and Waveforms for waveforms and measurement reference levels. Document #: 38-03012 Rev Commercial –15 –20 Min. Max. Min. Max. Min 45.5 33 and t , which use part (b PZX PXZ PLDC20RA10 Military –20 –25 –35 Max. Min. Max. Min. Max 25.0 18 0.5 V for an enabled HIGH output Unit ...

Page 8

... OUTPUT ENABLE INPUTPIN Preload Switching Waveform PIN 13 OUTPUT ENABLE REGISTER OUTPUTS PIN 1 PRELOAD CLOCK Asynchronous Reset ASYNCHRONOUS RESET OUTPUT Asynchronous Set ASYNCHRONOUS SET OUTPUT Document #: 38-03012 Rev SUP ARW ASW t S PLDC20RA10 RA10–26 RA10–27 RA10–28 RA10–29 Page ...

Page 9

... Functional Logic Diagram Document #: 38-03012 Rev. ** PLDC20RA10 Page ...

Page 10

... Ordering Information (ns) (ns) (ns) CC2 PLDC20RA10-15JC PLDC20RA10-15PC CG7C324-A15JC PLDC20RA10-20PC CG7C324-A20JC PLDC20RA10-20DMB PLDC20RA10-20WMB PLDC20RA10-25DMB PLDC20RA10-25WMB PLDC20RA10-35DMB PLDC20RA10-35WMB MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics Parameter Subgroups Document #: 38-03012 Rev. ** Package Ordering Code Name J64 28-Lead Plastic Leaded Chip Carrier P13 24-Lead (300-Mil) Molded DIP ...

Page 11

... Package Diagrams 24-Lead (300-Mil) CerDIP D14 MIL-STD-1835 D- 9Config.A 28-Square L64 Carrier Chip MIL-STD-1835 C-4 Document #: 38-03012 Rev. ** 28-Lead Plastic Leaded Chip Carrier J64 Leadless 28-Pin Windowed Leadless Chip Carrier Q64 PLDC20RA10 MIL-STD-1835 C-4 Page ...

Page 12

... Package Diagrams (continued) Document #: 38-03012 Rev. ** 28-Pin Windowed Leaded Chip Carrier H64 PLDC20RA10 Page ...

Page 13

... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. 24-Lead (300-Mil) Molded DIP P13/P13A 24-Lead (300-Mil) Windowed CerDIP W14 MIL-STD-1835 D- 9 Config.A PLDC20RA10 Page ...

Page 14

... Document Title: PLDC20RA10 Reprogrammable Asynchronous CMOS Logic Device Document Number: 38-03012 REV. ECN NO. Issue Date ** 106294 04/24/01 Document #: 38-03012 Rev. ** Orig. of Change SZV Change from Spec number: 38-00073 to 38-03012 PLDC20RA10 Description of Change Page ...

Related keywords