LM9627CCEA National Semiconductor, LM9627CCEA Datasheet

Page 1

... Programmable via 2 wire I C compatible serial interface • Power on reset & power down mode System Block Diagram lens 2000 National Semiconductor Corporation Applications • PC Camera • Digital Still Camera • Video Conferencing • Security Cameras • Toys • ...

Page 2

Overall Chip Block Diagram Row Address Decoder APS Array POR Vertical Reset Row Address Gen Gen Timing Clock Gen Controller (sequencer) mclk extsync Connection Diagram sclk snapshot resetb pdwn vss_dig vdd_dig hsync vsync pclk mclk d0 NC Ordering Information LM9627 ...

Page 3

Typical Application Circuit System Control 3.3V analog 37 vdd_ana1 0 vss_ana1 3.3V digital 47 vdd_od1 0 vss_od1 3.3V digital 44 vdd_od3 0 vss_od3 3.3V analog 3 vdd_pix 0 vrl ...

Page 4

Pin Descriptions Pin Name I/O Typ 1 vsrvdd vrl vdd_pix irq sadr sda sclk snapshot resetb ...

Page 5

Pin Descriptions (Continued) Pin Name I/O Typ d10 d11 vdd_od2 vss_od2 vdd_ana2 ...

Page 6

Absolute Maximum Ratings Any Positive Supply Voltage Voltage On Any Input or Output Pin Input Current at any pin (Note 3) ESD Susceptibility (Note 5) Human Body Model Machine Model Package Input Current (Note 3) Package Power Dissipation @ T ...

Page 7

... Note 6: See AN450, “Surface Mounting Methods and Their Effect on Product Reliability”, or the section entitled “Surface Mount” found in any post 1986 National Semiconductor Linear Data Book, for other methods of soldering surface mount devices. Note 7: The analog inputs are protected as shown below. Input voltage magnitude up to 500mV beyond the supply rails will not damage this device ...

Page 8

CMOS Active Pixel Array Specifications Parameter Number of pixels (column, row) Total Active Array size (x,y Dimensions) Total Active Pixel Pitch Fill Factor (without micro-lens) Image Sensor Specifications The following specifications apply for All VDD pins = +3.3V, T 700nm, ...

Page 9

Sensor Response Curves 8.00E+02 7.00E+02 6.00E+02 5.00E+02 blue 4.00E+02 3.00E+02 2.00E+02 1.00E+02 0.00E+00 370 420 5000 4000 3000 2000 red 1000 0 0 0.1 Confidential red green 470 520 570 620 670 wavelength [nm] Figure 5. Spectral Response Curve 0.2 ...

Page 10

Functional Description 1.0 OVERVIEW 1.1 Light Capture and Conversion The LM9627 contains a CMOS active pixel array consisting of 648 rows by 488 columns. This active region is surrounded by 8 columns and 8 rows of optically shielded (black) pixels ...

Page 11

Functional Description (continued) 2.0 WINDOWING The integrated timing and control circuit allows any size window in any position within the active region of the array to be read out with a 1x1 pixel resolution. The window read out is called ...

Page 12

Functional Description (continued) 4.0 SUBSAMPLING MODES 4.1 2:1 Sub-Sampling The timing and control circuit can be programmed to sub-sam- ple pixels in the display window vertically, horizontally or both, with an aspect ratio of 2:1 as illustrated in Figure16. Column/Horizontal ...

Page 13

Functional Description (continued) 5.0 SNAPSHOT MODE The LM9627 is capable of capturing a single frame of an image under hardware or software control, with or without the aid of an external shutter. Two registers, SNAPSHOTMODE0 SNAPSHOTMODE1, are provided to program, ...

Page 14

Functional Description (continued) snapshot SnapShotPol SnapEnable FTriggerNow Figure 19. Snapshot Trigger Generation Logic VIDEO c:TRIGGER==1 SNAP PREVIEW Figure 20. Auto Snapshot Mode State Diagram 5.4 CPU Snapshot Mode In CPU snapshot mode, the FTriggerEN is not set automatically and an ...

Page 15

Functional Description (continued) 6.0 CLOCK GENERATION MODULE The LM9627 contains a clock generation module that will create two clocks as follows: Hclk, the horizontal clock. This is an internal system clock and can be programmed to be the input clock ...

Page 16

Functional Description (continued) Frame Row n Row 0 Row 1 Delay Programmable Row Delay Programmable Row Delay 7.3 Frame Rate Programming Guide The table bellow can be used as a guide for programming the sensor. Note that it is assumed ...

Page 17

Functional Description (continued) 8.0 SIGNAL PROCESSING 8.1 Bad Pixel Detection & Correction The LM9627 has a built-in bad pixel detection and correction block that operates on the fly. This block can be switched off by the user. 8.2 Black Level ...

Page 18

Functional Description (continued) 11.0 OFFSET ADJUSTMENT For maximum image quality over a wide range of light conditions it is necessary to set an appropriate offset voltage before using the sensor to capture images. This offset voltage must be applied to ...

Page 19

Functional Description (continued) 13.0 SERIAL BUS The serial bus interface consists of the sda (serial data), sclk (serial clock) and sadr (device address select) pins. The LM9627 can operate only as a slave. The sclk pin is an input, it ...

Page 20

Functional Description (continued) 14.0 DIGITAL VIDEO PORT The captured image is placed onto a flexible 12-bit digital port as shown in Figure 10. The digital video port consists of a program- mable 12-bit digital Data Out Bus (d[11:0]) and three ...

Page 21

Functional Description (continued) , pclk d[11:0] a) pclk active edge negative pclk d[11:0] b) pclk active edge positive invalid pixel data Figure 36. pclk in Data Ready Mode By default the pixel clock is a free running active low (pixel ...

Page 22

Functional Description (continued) pclk vsync hsync d[11: row1 frame 1 Programmable hsync to 1st valid pixel delay Programmable inter-frame delay ...

Page 23

Functional Description (continued) 14.6 Synchronisation Signals in Slave Mode The sensor’s digital video port’s synchronisation signals can be programmed to operate in slave mode. In slave mode the inte- grated timing and control block will only start frame and row ...

Page 24

MEMORY MAP ADDR Register 00h 01h REV 02h MCFG0 03h MCFG1 04h PCR 05h VCLKGEN 06h VMODE0 07h VMODE1 08h VMODE2 09h SNAPMODE0 0Ah SNAPMODE1 0Bh SROWS 0Ch SROWE 0Dh 0Eh DROWS 0Fh DROWE 10h DCOLS 11h DCOLE 12h DWLSB ...

Page 25

Register Set The following section describes all available registers in the LM9627 register bank and their function. Register Name Device Rev Register Mnemonic REV Address 01 Hex Type Read Only. Bit Bit Symbol Description 7:0 SiRev The silicon revision register. ...

Page 26

Register Set (continued) Register Name Hclk Generator Register Address 05 Hex Mnemonic VCLKGEN Type Read/Write Reset Value 04 Hex. Bit Bit Symbol Description 7:0 HclkGen Use to divide the frequency of the sensors master clock input, mclk to generate the ...

Page 27

Register Set (continued) Register Name Snapshot Mode Configuration Register 0 Address 09 Hex Mnemonic SNAPMODE0 Type Read/Write Reset Value 00 Hex Bit Bit Symbol Description 7.6 SsFrames Program to set the number of frames required before readout during a snapshot ...

Page 28

Register Set (continued) Register Name Scan Window Row Start Register Address 0B Hex Mnemonic SROWS Type Read/Write Reset Value 00 Hex Bit Bit Symbol Description 7:0 SwStartRow Use to program the scan window’s start row address MSBs. If bit 6 ...

Page 29

Register Set (continued) Register Name Integration Time High Register Address 13 Hex Mnemonic ITIMEH Type Read/Write Reset Value 00 Hex. Bit Bit Symbol Description 7:4 Reserved 3:0 Itime[11:8] Program to set the integration time of the array. The value pro- ...

Page 30

Register Set (continued) Register Name Black Level Compensation Register Address 26 Hex Mnemonic BLCOEFF Type Read/Write Reset Value 00 Hex Bit Bit Symbol Description 7:0 Alpha[7:0] Exponential averaging coeffi- cient for black pixels Register Name Threshold 0 High Register Address ...

Page 31

Timing Information 1.0 DIGITAL VIDEO PORT MASTER MODE TIMING pclk hsync t1 d[11:0] pclk vsync t5 hsync pclk vsync hsync F n-1 F n-2 delay delay Inter Frame Delay Figure 51. Frame Delay Timing (With Inter Frame Delay). Label Descriptions ...

Page 32

Timing Information (continued) d[11:0] hsync vsync pclk Figure 52. d[11:0], hsync & vsync to Active High pclk Timing d[11:0] hsync vsync pclk Figure 53. d[11:0], hsync & vsync to Active Low pclk Timing The following specifications apply for all supply ...

Page 33

Timing Information (continued) 2.0 DIGITAL VIDEO PORT SLAVE MODE TIMING trigger row n hsync t2 d[11:0] P652 P653 P654 mclk Row n-1 Figure 54. Slave Mode Row Trigger and Readout Timing hsync trigger last row in frame n vsync mclk ...

Page 34

Timing Information (continued) 3.0 DIGITAL VIDEO PORT SINGLE FRAME CAPTURE (SNAPSHOT MODE) TIMING snapshot or FTriggerNow irq FTriggerEn extsync or FtSync FtBusy Figure 57. Snapshot Mode Timing With External Shutter snapshot or FTriggerNow irq FTriggerEn extsync or FtSync FtBusy Figure ...

Page 35

Timing Information (continued) 4.0 SERIAL BUS TIMING Sr t fDA SDA t t SU;STA HD;STA SCLK t rCL = Rp resistor pull-up = MCS current source pull-up (1) Rising edge of the first SCLK pulse after an acknowledge bit. The ...

Page 36

Array Mechanical Information 43 .085 +/-.010 [2.16 +/- 0.25] 42 .020 +/-.003 [0.51 +/- 0.07] TYP 31 30 .040 +/-.007 TYP [1.02 +/- 0.17] Optical Center of Sensor Array .102 MAX [2.58] Notes: 1. Controlling dimensions are in inches, values ...

Page 37

... NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or ...