DM74LS283NX Fairchild Semiconductor, DM74LS283NX Datasheet

no-image

DM74LS283NX

Manufacturer Part Number
DM74LS283NX
Description
Manufacturer
Fairchild Semiconductor
Datasheet

Specifications of DM74LS283NX

Logic Family
LS
Logical Function
Binary Full Adder
Technology
Bipolar
Number Of Elements
1
Number Of Bits
4
Propagation Delay Time
30ns
High Level Output Current
-400uA
Low Level Output Current
8mA
Operating Supply Voltage (typ)
5V
Operating Temp Range
0C to 70C
Operating Supply Voltage (min)
4.75V
Operating Supply Voltage (max)
5.25V
Pin Count
16
Mounting
Through Hole
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Not Compliant
© 2000 Fairchild Semiconductor Corporation
DM74LS283M
DM74LS283N
DM74LS283
4-Bit Binary Adder with Fast Carry
General Description
These full adders perform the addition of two 4-bit binary
numbers. The sum ( ) outputs are provided for each bit
and the resultant carry (C4) is obtained from the fourth bit.
These adders feature full internal look ahead across all four
bits. This provides the system designer with partial look-
ahead performance at the economy and reduced package
count of a ripple-carry implementation.
The adder logic, including the carry, is implemented in its
true form meaning that the end-around carry can be
accomplished without the need for logic or level inversion.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Order Number
Package Number
M16A
N16E
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DS006421
Features
Full-carry look-ahead across the four bits
Systems achieve partial look-ahead performance with
the economy of ripple carry
Typical add times
Typical power dissipation per 4-bit adder 95 mW
Two 8-bit words
Two 16-bit words 45 ns
Package Description
25 ns
August 1986
Revised March 2000
www.fairchildsemi.com

Related parts for DM74LS283NX

DM74LS283NX Summary of contents

Page 1

... Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagram © 2000 Fairchild Semiconductor Corporation Features Full-carry look-ahead across the four bits Systems achieve partial look-ahead performance with ...

Page 2

Function Table H HIGH Level, L LOW Level Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs 1 and 2 and the value of the internal carry C2. The values at C2, A3, B3, A4, ...

Page 3

Absolute Maximum Ratings Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range Recommended Operating Conditions Symbol Parameter V Supply Voltage CC V HIGH Level Input Voltage IH V LOW Level Input Voltage IL I HIGH Level Output ...

Page 4

Switching Characteristics and Symbol Parameter t Propagation Delay Time PLH LOW-to-HIGH Level Output t Propagation Delay Time PHL HIGH-to-LOW Level Output t Propagation Delay Time PLH LOW-to-HIGH Level Output t Propagation Delay ...

Page 5

Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A 5 www.fairchildsemi.com ...

Page 6

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...

Related keywords