ICS830S21AMI IDT, Integrated Device Technology Inc, ICS830S21AMI Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS830S21AMI
Manufacturer Part Number
ICS830S21AMI
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet
1.ICS830S21AMI.pdf
(11 pages)
Specifications of ICS830S21AMI
Number Of Outputs
1
Operating Supply Voltage (max)
3.465V
Operating Temp Range
-40C to 85C
Propagation Delay Time
2ns
Operating Supply Voltage (min)
2.375V
Mounting
Surface Mount
Pin Count
8
Operating Supply Voltage (typ)
2.5/3.3V
Package Type
SOIC
Duty Cycle
53%
Operating Temperature Classification
Industrial
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS830S21AMILF
Manufacturer:
ICS
Quantity:
20 000
Part Number:
ICS830S21AMILFT
Manufacturer:
ICS
Quantity:
20 000
Parameter Measurement Information, continued
Part-to-Part Skew
Application Information
Wiring the Differential Input to Accept Single Ended Levels
Figure 1 shows how the differential input can be wired to accept
single ended levels. The reference voltage V_REF = V
generated by the bias resistors R1, R2 and C1. This bias circuit
should be located as close as possible to the input pin. The ratio of
R1 and R2 might need to be adjusted to position the V_REF in the
center of the input voltage swing. For example, if the input clock
swing is only 2.5V and V
R2/R1 = 0.609.
IDT™ / ICS™ LVCMOS/LVTTL TRANSLATOR
ICS830S21I
1-TO-1, 2.5V, 3.3V DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR
Qy
Qx
Par t 1
Par t 2
V
DD
2
V
DD
2
tsk(pp)
DD
= 3.3V, V_REF should be 1.25V and
DD
/2 is
7
Figure 1. Single-Ended Signal Driving Differential Input
Single Ended Clock Input
C1
0.1u
V_REF
ICS830S21AMI REV. A MARCH 21, 2008
R1
1K
R2
1K
V
DD
CLK
nCLK