ZT5524A1B Intel (CPU), ZT5524A1B Datasheet - Page 46
![no-image](/images/no-image-200.jpg)
ZT5524A1B
Manufacturer Part Number
ZT5524A1B
Description
Manufacturer
Intel (CPU)
Datasheet
1.ZT5524A1B.pdf
(95 pages)
Specifications of ZT5524A1B
Lead Free Status / RoHS Status
Supplier Unconfirmed
- Current page: 46 of 95
- Download datasheet (770Kb)
IDE Interface
5.3
46
Intel NetStructure
I/O Mapping
The I/O map for the IDE interface varies depending on the mode of operation (see
Address Map” on page
interface uses the PC-AT legacy addresses of 1F0h-1F7h, with 3F6h and interrupt IRQ14 for the
primary channel. The secondary channel uses I/O addresses 170h-177h, 376h, and interrupt
IRQ15. No memory addresses are used.
®
ZT 5524 / MPCBL5524 High-Performance System Master Processor Board TPS
31). The default mode is compatibility mode, which means that the
Table 1, “I/O