LC4128ZE-7TN100I Lattice, LC4128ZE-7TN100I Datasheet - Page 22
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LC4128ZE-7TN100I
Manufacturer Part Number
LC4128ZE-7TN100I
Description
IC PLD 128MC 64I/O 7.5NS 100TQFP
Manufacturer
Lattice
Series
ispMACH®r
Datasheet
1.LC4064ZE-5TN100C.pdf
(60 pages)
Specifications of LC4128ZE-7TN100I
Programmable Type
CPLD
Number Of Macrocells
128
Voltage - Input
1.7 V ~ 1.9 V
Speed
7.5ns
Mounting Type
*
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
220-1026
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LC4128ZE-7TN100I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
ispMACH 4000ZE External Switching Characteristics
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
f
f
1. Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.
2. Measured using standard switching GRP loading of 1 and 1 output switching.
3. Standard 16-bit counter using GRP feedback.
Timing v.0.8
Parameter
PD
S
ST
SIR
SIRZ
H
HT
HIR
HIRZ
CO
R
RW
PTOE/DIS
GPTOE/DIS
GOE/DIS
CW
GW
WIR
MAX
MAX
(Int.)
(Ext.)
3
20-PT combinatorial propagation delay
GLB register setup time before clock
GLB register setup time before clock with
T-type register
GLB register setup time before clock, input
register path
GLB register setup time before clock with zero
hold
GLB register hold time after clock
GLB register hold time after clock with T-type
register
GLB register hold time after clock, input
register path
GLB register hold time after clock, input
register path with zero hold
GLB register clock-to-output delay
External reset pin to output delay
External reset pulse duration
Input to output local product term output
enable/disable
Input to output global product term output
enable/disable
Global OE input to output enable/disable
Global clock width, high or low
Global gate width low (for low transparent) or
high (for high transparent)
Input register clock width, high or low
Clock frequency with internal feedback
clock frequency with external feedback,
[1 / (t
S
+ t
CO
)]
Description
Over Recommended Operating Conditions
1, 2
Min.
LC4032ZE
2.2
2.4
1.0
2.0
0.0
0.0
1.0
0.0
1.5
1.0
1.0
1.0
—
—
—
—
—
—
—
—
22
-4
Max.
260
192
4.4
7.0
6.5
3.0
5.0
4.5
—
—
—
—
—
—
—
—
—
—
—
—
ispMACH 4000ZE Family Data Sheet
Min.
LC4064ZE
2.5
2.7
1.1
2.1
0.0
0.0
1.0
0.0
1.7
1.5
1.5
1.5
—
—
—
—
—
—
—
—
-4
Max.
241
175
4.7
3.2
6.0
8.0
7.0
4.5
—
—
—
—
—
—
—
—
—
—
—
—
Min.
2.9
3.1
1.3
2.9
0.0
0.0
1.3
0.0
2.0
1.8
1.8
1.8
—
—
—
—
—
—
—
—
-5
Max.
All Devices
10.0
200
149
5.8
3.8
7.5
8.2
5.5
—
—
—
—
—
—
—
—
—
—
—
—
Min.
4.7
1.4
4.0
0.0
1.3
0.0
4.0
2.8
2.8
4.5
0.0
2.8
—
—
—
—
—
—
—
—
-7
Max.
10.5
172
111
7.5
4.5
9.0
9.0
7.0
—
—
—
—
—
—
—
—
—
—
—
—
Units
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns