ICS9P935AGLFT IDT, Integrated Device Technology Inc, ICS9P935AGLFT Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS9P935AGLFT
Manufacturer Part Number
ICS9P935AGLFT
Description
IC BUFFER DDR I/DDR2 PLL 28TSSOP
Manufacturer
IDT, Integrated Device Technology Inc
Type
PLL Zero Delay Bufferr
Datasheet
1.ICS9P935AFLFT.pdf
(13 pages)
Specifications of ICS9P935AGLFT
Input
Clock
Output
Clock
Frequency - Max
500MHz
Voltage - Supply
1.7 V ~ 1.9 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
28-TSSOP
Frequency-max
500MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
9P935AGLFT
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS9P935AGLFT
Manufacturer:
IDT
Quantity:
20 000
Timing Requirements
Switching Characteristics
Notes:
1.
2.
3.
4.
IDT
T
Max clock frequency
Application Frequency
Range
Input clock duty cycle
CLK stabilization
Low-to high level
propagation delay time
High-to low level propagation
delay time
Period jitter
Half-period jitter
Input clock slew rate
Output clock slew rate
Cycle to Cycle Jitter
Static Phase Offset
Output to Output Skew
A
ICS9P935
DDR I/DDR II Phase Lock Loop Zero Delay Buffer
TM
= 0 - =70°C; Supply Voltage A
Refers to transition on noninverting output in PLL bypass mode.
While the pulse skew is almost constant over frequency, the duty cycle error increases at
higher frequencies. This is due to the formula: duty cycle=t
decreases as the frequency goes up.
Switching characteristics guaranteed for application frequency range.
Static phase offset shifted by design.
/ICS
PARAMETER
PARAMETER
TM
DDR I/DDR II Phase Lock Loop Zero Delay Buffer
1
t
(static phase offset)
3
SYMBOL
SYMBOL
t(jit_hper)
VDD
T
freq
freq
T
T
cyc
T
t
t
d
t
STAB
jit (per)
PLH
t
, V
PLL
sl(o)
skew
sl(i)
tin
-T
App
op
1
1
DD
cyc
= 2.5 V +/- 0.2V (unless otherwise stated)
4
2.5V+0.2V @ 25
2.5V+0.2V @ 25
BUF_IN to any output
BUF_IN to any output
100MHz to 200MHz
100MHz to 200MHz
100MHz to 200MHz
CONDITIONS
CONDITION
8
wH
/t
o
o
c
C
C
, were the cycle (t
MIN
45
95
40
MIN
-100
-30
-50
-50
1
1
c
)
MAX
600
233
60
15
TYP
3.5
3.5
0
UNITS
MHz
MHz
ICS9P935
µs
%
MAX
100
30
50
50
40
4
2
UNITS
V/ns
V/ns
REV H 12/1/08
ns
ns
ps
ps
ps
ps
ps