IDT85304-01PGG8 IDT, Integrated Device Technology Inc, IDT85304-01PGG8 Datasheet - Page 3

IC CLK FAN BUFF MUX 1:5 20TSSOP

IDT85304-01PGG8

Manufacturer Part Number
IDT85304-01PGG8
Description
IC CLK FAN BUFF MUX 1:5 20TSSOP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Fanout Buffer (Distribution), Multiplexerr
Datasheet

Specifications of IDT85304-01PGG8

Number Of Circuits
1
Ratio - Input:output
1:5
Differential - Input:output
Yes/Yes
Input
CML, HCSL, LVDS, LVHSTL, LVPECL, SSTL
Output
LVPECL
Frequency - Max
650MHz
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
20-TSSOP
Frequency-max
650MHz
Number Of Clock Inputs
2
Mode Of Operation
Differential
Output Frequency
650MHz
Output Logic Level
LVPECL
Operating Supply Voltage (min)
3.135V
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.465V
Package Type
TSSOP
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
20
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
85304-01PGG8

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT85304-01PGG8
Quantity:
514
CONTROL INPUT FUNCTION TABLE
NOTES:
1. After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in the CLK_EN Timing Diagram below.
2. In active mode, the state of the outputs is a function of the CLK / xCLK and PCLK / xPCLK inputs as described in the Clock Input Function table.
CLOCK INPUT FUNCTION TABLE
NOTES:
1. H = HIGH
2. See Single-Ended Signal diagram under Application Information at the end of this datasheet.
IDT85304-01
LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL
xQ0, xQ1, xQ2, xQ3, xQ4
L = LOW
CLK or PCLK
Q0, Q1, Q2, Q3, Q4
CLK_EN
Biased
Biased
0
0
1
1
0
1
0
1
xCLK, xPCLK
(2)
(2)
CLK, PCLK
CLK_EN
Inputs
xCLK or xPCLK
Biased
Biased
CLK_SEL
Inputs
1
0
0
1
0
1
0
1
(2)
(2)
Selected Source
PCLK, xPCLK
PCLK, xPCLK
Q0:Q4
Disabled
CLK, xCLK
CLK, xCLK
H
H
H
L
L
L
CLK_EN Timing Diagram
Outputs
(1)
(1,2)
3
xQ0:xQ4
H
H
H
L
L
L
Disabled; LOW
Disabled; LOW
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
Enabled
Enabled
Q0:Q4
Single-Ended to Differential
Single-Ended to Differential
Single-Ended to Differential
Single-Ended to Differential
Input to Output Mode
Differential to Differential
Differential to Differential
Outputs
Enabled
Disabled; HIGH
Disabled; HIGH
xQ0:xQ4
Enabled
Enabled
Non-Inverting
Non-Inverting
Non-Inverting
Non-Inverting
Polarity
Inverting
Inverting

Related parts for IDT85304-01PGG8