ICS83940DY-01LFT IDT, Integrated Device Technology Inc, ICS83940DY-01LFT Datasheet

no-image

ICS83940DY-01LFT

Manufacturer Part Number
ICS83940DY-01LFT
Description
IC CLK FAN BUFF MUX 1:18 32LQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
HiPerClockS™r
Type
Fanout Buffer (Distribution), Multiplexerr
Datasheet

Specifications of ICS83940DY-01LFT

Number Of Circuits
1
Ratio - Input:output
2:18
Differential - Input:output
Yes/No
Input
CML, LVCMOS, LVPECL, LVTTL, SSTL
Output
LVCMOS, LVTTL
Frequency - Max
250MHz
Voltage - Supply
2.375 V ~ 3.465 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
32-LQFP
Frequency-max
250MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
83940DY-01LFT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS83940DY-01LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
G
The ICS83940-01 is a low skew, 1-to-18 LVPECL-to-
LVCMOS/LVTTL Fanout Buffer. The ICS83940-01 has two
selectable clock inputs. The PCLK, nPCLK pair can accept
LVPECL, CML or SSTL input levels. The single ended clock
input accepts LVCMOS or LVTTL input levels. The low
impedance LVCMOS/LVTTL outputs are designed
to drive 50Ω series or parallel terminated transmission lines.
The effective fanout can be increased from 18 to 36 by
utilizing the ability of the outputs to drive two series
terminated lines.
The ICS83940-01 is characterized at full 3.3V, full 2.5V
and mixed 3.3V input and 2.5V output operating supply
modes. Guaranteed output and part-to-part skew
characteristics make the ICS83940-01 ideal for those clock
distribution applications demanding well defined
performance and repeatability.
83940DY-01
B
LVCMOS_CLK
ENERAL
LOCK
CLK_SEL
nPCLK
PCLK
D
IAGRAM
D
ESCRIPTION
0
1
18
Q0:Q17
LVPECL-
www.idt.com
1
P
F
• Eighteen LVCMOS/LVTTL outputs, 23Ω typical output
• Selectable LVCMOS_CLK or LVPECL clock inputs
• LVCMOS_CLK supports the following input types:
• PCLK, nPCLK supports the following input types:
• Maximum output frequency: 250MHz
• Output skew: 85ps (maximum)
• Part-to-part skew: 750ps (maximum)
• Full 3.3V, 2.5V or mixed 3.3V, 2.5V supply modes
• 0°C to 70°C ambient operating temperature
• Available in both standard and lead-free RoHS compliant
impedance
LVCMOS or LVTTL
LVPECL, CML, SSTL
packages
EATURES
IN
LVCMOS_CLK
TO
A
CLK_SEL
-LVCMOS / LVTTL F
SSIGNMENT
nPCLK
PCLK
GND
GND
V
V
DDO
DD
7mm x 7mm x 1.4mm package body
1
2
3
4
5
6
7
8
32 31 30 29 28 27 26 25
9 10 11 12 13 14 15 16
ICS83940-01
32-Lead LQFP
Y Pacakge
Top View
L
ICS83940-01
OW
S
ANOUT
KEW
REV. A AUGUST 4, 2010
24
23
22
21
20
19
18
17
, 1-
B
Q6
Q7
Q8
V
Q9
Q10
Q11
GND
TO
UFFER
DDO
-18

Related parts for ICS83940DY-01LFT

ICS83940DY-01LFT Summary of contents

Page 1

G D ENERAL ESCRIPTION The ICS83940- low skew, 1-to-18 LVPECL-to- LVCMOS/LVTTL Fanout Buffer. The ICS83940-01 has two selectable clock inputs. The PCLK, nPCLK pair can accept LVPECL, CML or SSTL input levels. The single ended clock input accepts ...

Page 2

ABLE IN ESCRIPTIONS ...

Page 3

BSOLUTE AXIMUM ATINGS Supply Voltage Inputs, V -0. Outputs, V -0. Input Current Storage Temperature, T -40°C to 125°C STG T 4A ...

Page 4

T 4C ABLE HARACTERISTICS ...

Page 5

T 5B 3.3V ± 5%, V ABLE HARACTERISTICS ...

Page 6

T 5C ABLE HARACTERISTICS ...

Page 7

P ARAMETER 1.65V±5% V DD, V DDO LVCMOS GND -1.65V±5% 3. UTPUT OAD EST IRCUIT 1.25V±5% V DD, V DDO LVCMOS GND -1.25V±5% 2. UTPUT OAD EST IRCUIT PART 1 ...

Page 8

Clock t Outputs UTPUT ISE ALL IME V DDO 2 LVCMOS_CLK nPCLK PCLK V DDO 2 Q0:Q17 ROPAGATION ELAY 83940DY-01 LVPECL- -LVCMOS / LVTTL F TO 80% Q0:Q17 20% ...

Page 9

IRING THE IFFERENTIAL NPUT TO Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = V generated by the bias resistors R1, R2 and C1. This bias ...

Page 10

LVPECL LOCK NPUT NTERFACE The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both V and V SWING and V input requirements. Figures show CMR interface examples for the PCLK/nPCLK input driven ...

Page 11

ABLE VS IR LOW ABLE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the ...

Page 12

ACKAGE UTLINE UFFIX FOR EAD ABLE ACKAGE ...

Page 13

ABLE RDERING NFORMATION ...

Page 14

...

Page 15

We’ve Got Your Timing Solution. 6024 Silver Creek Valley Road San Jose, CA 95138 © 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of ...

Related keywords