ICS83940DYLF IDT, Integrated Device Technology Inc, ICS83940DYLF Datasheet
ICS83940DYLF
Specifications of ICS83940DYLF
83940DYLF
Available stocks
Related parts for ICS83940DYLF
ICS83940DYLF Summary of contents
Page 1
Integrated LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL Circuit FANOUT BUFFER Systems, Inc ENERAL ESCRIPTION The ICS83940D is a low skew, 1-to-18 LVPECL- ICS to-LVCMOS/LVTTL Fanout Buffer and a member HiPerClockS™ of the HiPerClockS™ family of High Performance Clock Solutions from ...
Page 2
Integrated ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc ABLE IN ESCRIPTIONS ...
Page 3
Integrated ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc BSOLUTE AXIMUM ATINGS Supply Voltage Inputs Outputs Input Current Storage Temperature, T STG 83940DY IDT™ / ICS™ LOW ...
Page 4
Integrated ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc ABLE HARACTERISTICS ...
Page 5
Integrated ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc ABLE HARACTERISTICS ...
Page 6
Integrated ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc ABLE HARACTERISTICS ...
Page 7
Integrated ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc. The spectral purity in a band at a specific offset from the funda- mental compared to the power of the fundamental is called the dBc Phase Noise. This value ...
Page 8
Integrated ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc. P ARAMETER 1.65V±5% V DD, V DDO LVCMOS GND -1.65V±5% 3.3V C /3. ORE UTPUT OAD 1.25V±5% V DD, V DDO LVCMOS GND -1.25V±5% 2. ...
Page 9
Integrated ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc LVCMOS_CLK nPCLK PCLK V DDO 2 Q0:Q17 ➤ t ➤ ROPAGATION ELAY 1.8V 0.5V Clock Outputs ...
Page 10
Integrated ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc IRING THE IFFERENTIAL NPUT TO Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = V ...
Page 11
Integrated ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc. LVPECL LOCK NPUT NTERFACE The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both V SWING and V input requirements. Figures ...
Page 12
Integrated ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc. θ ABLE VS IR LOW ABLE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern ...
Page 13
Integrated ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc ACKAGE UTLINE UFFIX FOR ABLE ...
Page 14
Integrated ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc ABLE RDERING NFORMATION ...
Page 15
Integrated ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc • • ...
Page 16
ICS650-40A ICS83940D ICS252 ETHERNET SWITCH CLOCK SOURCE LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device ...