MB15F07SLPFV1-BND-6E1 Fujitsu Semiconductor America Inc, MB15F07SLPFV1-BND-6E1 Datasheet - Page 9
![SYNTHESZR PLL 1.1GHZ DUAL 16SSOP](/photos/6/52/65290/mb15f07slpfv1-bnd-6e1_sml.jpg)
MB15F07SLPFV1-BND-6E1
Manufacturer Part Number
MB15F07SLPFV1-BND-6E1
Description
SYNTHESZR PLL 1.1GHZ DUAL 16SSOP
Manufacturer
Fujitsu Semiconductor America Inc
Type
Clock/Frequency Synthesizer (RF/IF), Prescalerr
Datasheet
1.MB15F07SLPFV1-BND-6E1.pdf
(27 pages)
Specifications of MB15F07SLPFV1-BND-6E1
Pll
Yes
Input
Clock
Output
Clock
Number Of Circuits
1
Ratio - Input:output
2:1
Differential - Input:output
Yes/No
Frequency - Max
1.1GHz
Divider/multiplier
Yes/No
Voltage - Supply
2.4 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-SSOP
Frequency-max
1.1GHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
865-1003-6
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MB15F07SLPFV1-BND-6E1
Manufacturer:
Fujitsu
Quantity:
3 000
Table 2. Binary 14-bit Programmable Reference Counter Data Setting
Table 3. Test Purpose Bit Setting
LSB
Divide ratio
Note: Divide ratio less than 3 is prohibited.
C
N
1
1
T1
16383
H
H
L
L
(R)
Programmable Counter
C
N
2
2
3
4
CN1, CN2: Control bit
N1 to N11: Divide ratio setting bits for the programmable counter (3 to 2,047)
A1 to A7 : Divide ratio setting bits for the swallow counter (0 to 127)
SW
FC
LDS
NOTE: Data input with MSB first.
D
S
1
3
L
1
/
/
FC
SW
2
W
S
1/2
4
T2
2
R14
H
H
L
L
: Divide ratio setting bit for the prescaler
: Phase control bit for the phase detector (PLL 1: FC
: LD/fout signal select bit
0
0
1
(PLL 1 for the SW
C
1/2
5
F
R13
6
A
1
0
0
1
7
A
2
R12
0
0
1
8
A
3
LD/fout pin state
1
R11
, PLL 2 for the SW
Outputs fp
Outputs fp
Outputs fr
Outputs fr
9
A
4
0
0
1
10 11 12 13 14 15 16 17 18 19 20 21 22 23
A
5
R10
0
0
1
Data Flow
A
1
2
6
1
2
.
.
.
.
R9
0
0
1
A
7
2
)
N
1
R8
0
0
1
N
2
R7
0
0
1
N
3
1
, PLL 2: FC
R6
N
4
0
0
1
N
5
R5
0
0
1
N
6
2
)
MB15F07SL
R4
0
0
1
N
7
N
8
R3
[Table 1]
[Table 4]
[Table 5]
[Table 6]
[Table 7]
[Table 8]
0
1
1
N
9
R2
1
0
1
10
N
MSB
11
N
R1
1
0
1
9