CY25562SXC Cypress Semiconductor Corp, CY25562SXC Datasheet

IC CLOCK GEN 3.3V SS 8-SOIC

CY25562SXC

Manufacturer Part Number
CY25562SXC
Description
IC CLOCK GEN 3.3V SS 8-SOIC
Manufacturer
Cypress Semiconductor Corp
Type
Clock/Frequency Synthesizer, Frequency Modulator, Spread Spectrum Clock Generatorr
Datasheet

Specifications of CY25562SXC

Number Of Circuits
1
Package / Case
8-SOIC (3.9mm Width)
Pll
Yes
Input
Clock, Crystal
Output
Clock
Ratio - Input:output
1:1
Differential - Input:output
No/No
Frequency - Max
200MHz
Divider/multiplier
Yes/No
Voltage - Supply
2.97 V ~ 3.63 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Frequency-max
200MHz
Maximum Input Frequency
200 MHz
Minimum Input Frequency
50 MHz
Supply Voltage (max)
3.63 V
Supply Voltage (min)
2.97 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Operating Supply Voltage
3.3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
428-2223-5
CY25562SXC

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY25562SXC
Manufacturer:
CY
Quantity:
746
Part Number:
CY25562SXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Features
Cypress Semiconductor Corporation
Document Number: 38-07392 Rev. *D
Logic Block Diagram
50 to 200 MHz Operating Frequency Range
Wide range of spread selections: 9
Accepts Clock and Crystal Inputs
Low Power Dissipation
Frequency Spread Disable Function
Center Spread Modulation
Low Cycle-to-cycle Jitter
8-pin SOIC Package
70 mW Typ (Fin = 65 MHz)
CLK
Xin/
Xout
VDD
VSS
1
8
2
3
198 Champion Court
300K
SSCC
5
Spread Spectrum Clock Generator
20 K
20 K
VSS
VDD
Applications
Benefits
MODULATION
REFERENCE
High resolution VGA controllers
LCD panels and monitors
Workstations and servers
Peak EMI reduction by 8 to 16 dB
Fast time to market
Cost reduction
DECODER
CONTROL
S1
DIVIDER
6
LOGIC
INPUT
S0
7
VDD
20 K
VSS
20 K
San Jose
PD
FEEDBACK
DIVIDER
,
CP
CA 95134-1709
DIVIDER
MUX
&
Filter
Loop
vco
Revised March 04, 2011
4
SSCLK
CY25562
408-943-2600
[+] Feedback

Related parts for CY25562SXC

CY25562SXC Summary of contents

Page 1

... Center Spread Modulation ■ Low Cycle-to-cycle Jitter ■ 8-pin SOIC Package ■ Logic Block Diagram Cypress Semiconductor Corporation Document Number: 38-07392 Rev. *D Spread Spectrum Clock Generator Applications High resolution VGA controllers ■ LCD panels and monitors ■ Workstations and servers ■ ...

Page 2

Pinout Pin Description Pin # Pin Name Type 1 Xin/CLK I Clock or crystal connection input. Refer to 2 VDD P Positive power supply 3 GND P Power supply ground 4 SSCLK O SSCG modulated clock output 5 SSCC I ...

Page 3

Table 1. Frequency and Spread Percentage Selection (Center Spread – ...

Page 4

SSCG SSCG uses a patented technology of modulating the clock over a very narrow bandwidth and controlled rate of change, both peak and cycle-to-cycle. CY25562 takes a narrow band digital reference clock in the range 200 MHz ...

Page 5

Part Number Application Schematic 200 MHz Reference Clock VDD The schematic in Figure 4 demonstrates how CY25562 is configured in a typical application. This application is using a 200 MHz reference clock connected to pin 1. Because an external reference ...

Page 6

... CJ3 Ordering Information Part Number CY25562SXC 8-pin SOIC, Pb-free CY25562SXCT 8-pin SOIC – tape and reel, Pb-free Notes 1. Operation at any absolute maximum rating is not implied. 2. Single power supply: The voltage on any input or I/O pin cannot exceed the power pine during power-up. ...

Page 7

Package Drawing and Dimensions Document Number: 38-07392 Rev. *D Figure 5. 8 Lead (150 Mil) SOIC-SO8 CY25562 51-85066 *D Page [+] Feedback ...

Page 8

... New Data Sheet RGL Corrected the values in the Absolute Maximum Ratings to match the device. RBI Added power up requirements to maximum ratings information. PYG/KVM/ Replaced CY25562SC w/ CY25562SXC, CY255652SCT w/ CY25562SXCT. AESA Package changed from S8 to SZ8. Updated template. CXQ Updated package diagram. Revised March 04, 2011 ...

Related keywords