Pinout Pin Description Pin # Pin Name Type 1 Xin/CLK I Clock or crystal connection input. Refer to 2 VDD P Positive power supply 3 GND P Power supply ground 4 SSCLK O SSCG modulated clock output 5 SSCC I ...
SSCG SSCG uses a patented technology of modulating the clock over a very narrow bandwidth and controlled rate of change, both peak and cycle-to-cycle. CY25562 takes a narrow band digital reference clock in the range 200 MHz ...
Part Number Application Schematic 200 MHz Reference Clock VDD The schematic in Figure 4 demonstrates how CY25562 is configured in a typical application. This application is using a 200 MHz reference clock connected to pin 1. Because an external reference ...
... CJ3 Ordering Information Part Number CY25562SXC 8-pin SOIC, Pb-free CY25562SXCT 8-pin SOIC – tape and reel, Pb-free Notes 1. Operation at any absolute maximum rating is not implied. 2. Single power supply: The voltage on any input or I/O pin cannot exceed the power pine during power-up. ...
... New Data Sheet RGL Corrected the values in the Absolute Maximum Ratings to match the device. RBI Added power up requirements to maximum ratings information. PYG/KVM/ Replaced CY25562SC w/ CY25562SXC, CY255652SCT w/ CY25562SXCT. AESA Package changed from S8 to SZ8. Updated template. CXQ Updated package diagram. Revised March 04, 2011 ...