ICS650R-12LFT IDT, Integrated Device Technology Inc, ICS650R-12LFT Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS650R-12LFT
Manufacturer Part Number
ICS650R-12LFT
Description
IC MPEG CLK SYNTHESIZER 20-SSOP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Clock/Frequency Synthesizerr
Datasheet
1.ICS650R-12LFT.pdf
(7 pages)
Specifications of ICS650R-12LFT
Pll
Yes
Input
Clock, Crystal
Output
Clock
Number Of Circuits
1
Ratio - Input:output
1:6
Differential - Input:output
No/No
Frequency - Max
108MHz
Divider/multiplier
Yes/No
Voltage - Supply
3 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
20-SSOP
Frequency-max
108MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
650R-12LFT
AC Electrical Characteristics
External Components
IDT™ / ICS™ MPEG CLOCK SYNTHESIZER
Input Crystal or Clock Frequency
Output Clocks Accuracy (synthesis error)
Output Clock Rise Time
Output Clock Fall Time
Output Clock Duty Cycle
One Sigma Jitter, ACLK
Absolute Clock Period Jitter
ICS650-12
MPEG CLOCK SYNTHESIZER
Unless stated otherwise, VDD = 3.3 V or 5 V, Ambient Temperature 0 to +70 C
A minimum number of external components are required for proper operation. A decoupling capacitor of 0.01 µF
should be connected between VDD and GND on pins 4 and 6, 16 and 14, and a 33 terminating resistor may be
used on each clock output if the trace is longer than 1 inch.
Parameter
Symbol
t
t
OR
OF
All clocks
0.8 to 2.0 V
2.0 to 0.8 V
At VDD/2
VDD = 3.3 V
VDD = 5.0 V
VDD = 3.3 V, except
CCLK = 20 MHz
VDD = 5.0 V, except
CCLK = 20 MHz
5
Conditions
Min.
40
±300
±200
Typ. Max. Units
100
50
27
40
0
ICS650-12
CLOCK SYNTHESIZER
1.5
1.5
60
1
MHz
ppm
ns
ns
ps
ps
ps
ps
%
REV E 051310