ICS527R-04LFT IDT, Integrated Device Technology Inc, ICS527R-04LFT Datasheet

no-image

ICS527R-04LFT

Manufacturer Part Number
ICS527R-04LFT
Description
IC CLK SLICER PECL ZDB 28-SSOP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Fanout Distribution, Zero Delay Bufferr
Datasheet

Specifications of ICS527R-04LFT

Pll
Yes
Input
CMOS, PECL
Output
PECL
Number Of Circuits
1
Ratio - Input:output
1:2
Differential - Input:output
Yes/No
Frequency - Max
160MHz
Divider/multiplier
Yes/Yes
Voltage - Supply
3.15 V ~ 3.45 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
28-SSOP
Frequency-max
160MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
527R-04LFT
CLOCK SLICER USER CONFIGURABLE PECL INPUT ZDB
IDT™ / ICS™ CLOCK SLICER USER CONFIGURABLE PECL INPUT ZDB
Description
The ICS527-04 Clock Slicer is the most flexible way to
generate an output clock from an input clock with zero
skew. The user can easily configure the device to
produce nearly any output clock that is multiplied or
divided from the input clock. The part supports
non-integer multiplications and divisions. Using
Phase-Locked Loop (PLL) techniques, the device
accepts an input clock up to 200 MHz and produces an
output clock up to 160 MHz.
The ICS527-04 aligns rising edges on PECLIN with
FBPECL at a ratio determined by the reference and
feedback dividers.
For other PECL output clocks, see the ICS507-01,
ICS525-03, or the MK3707. For PECL in and CMOS
out, see the ICS527-02. For CMOS in and PECL out
with zero delay, use the ICS527-03.
Block Diagram
PECLIN
PECLIN
FBPECL
FBPECL
Divide
Divide
by 2
by 2
IRANGE
1
0
1
0
Reference
Feedback
R6:R0
Divider
Divider
F6:F0
7
7
Phase Comparator,
2
Charge Pump, and
1
Loop Filter
GND
Features
2
Packaged as 28-pin SSOP (150 mil body)
Synchronizes fractional clocks rising edges
CMOS in to PECL out
PECL in to PECL out
Pin selectable dividers
Zero input to output skew
User determines the output frequency - no software
needed
Slices frequency or period
Input clock frequency of 1.5 MHz - 200 MHz
Output clock frequencies up to 160 MHz
Very low jitter
Duty cycle of 45/55
Operating voltage of 3.3 V
Advanced, low power CMOS process
VDD
RES
VCO
560 ohm
VDD
Output
Divider
S1:S0
2
ICS527-04
DATASHEET
VDD
VDD
68 ohm
180 ohm
68 ohm
180 ohm
ICS527-04
REV F 051310
PECLO
PECLO

Related parts for ICS527R-04LFT

ICS527R-04LFT Summary of contents

Page 1

CLOCK SLICER USER CONFIGURABLE PECL INPUT ZDB Description The ICS527-04 Clock Slicer is the most flexible way to generate an output clock from an input clock with zero skew. The user can easily configure the device to produce nearly any ...

Page 2

ICS527-04 CLOCK SLICER USER CONFIGURABLE PECL INPUT ZDB Pin Assignment ...

Page 3

ICS527-04 CLOCK SLICER USER CONFIGURABLE PECL INPUT ZDB External Components Decoupling Capacitors The ICS527-04 requires two 0.01 F decoupling capacitors to be connected between VDD and GND, one on each side of the chip. They must be connected close to ...

Page 4

ICS527-04 CLOCK SLICER USER CONFIGURABLE PECL INPUT ZDB of dividers are available, then the lowest numbers should be used. In this example, the output divide (OD) should be selected Then R6:R0 is 0000010, F6:F0 is 0000011 and ...

Page 5

ICS527-04 CLOCK SLICER USER CONFIGURABLE PECL INPUT ZDB Multiple Output Example In this example, an input clock of 125 MHz is used. Four low skew copies of 50 MHz PECL are required aligned to the 125 MHz input clock. The ...

Page 6

ICS527-04 CLOCK SLICER USER CONFIGURABLE PECL INPUT ZDB PCB Layout Recommendations For optimum device performance and lowest output phase noise, the following guidelines should be observed. 1) Each 0.01µF decoupling capacitor should be mounted on the component side of the ...

Page 7

ICS527-04 CLOCK SLICER USER CONFIGURABLE PECL INPUT ZDB DC Electrical Characteristics Unless stated otherwise, VDD = 3.3 V ±5%, Ambient Temperature 0 to +70 C Parameter Operating Voltage Input High Voltage Input Low Voltage Peak to Peak Input Voltage Common ...

Page 8

ICS527-04 CLOCK SLICER USER CONFIGURABLE PECL INPUT ZDB Package Outline and Package Dimensions Package dimensions are kept current with JEDEC Publication No. 95, MO-153 28 INDEX AREA Ordering Information Part / Order Number 527R-04LF ...

Page 9

ICS527-04 CLOCK SLICER USER CONFIGURABLE PECL INPUT ZDB Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device Technology, Inc. www.idt.com © 2006 Integrated Device Technology, Inc. All rights reserved. ...

Related keywords