IDT5V991A-5JGI IDT, Integrated Device Technology Inc, IDT5V991A-5JGI Datasheet - Page 7

no-image

IDT5V991A-5JGI

Manufacturer Part Number
IDT5V991A-5JGI
Description
IC CLK DVR PLL 3.3V PROGR 32PLCC
Manufacturer
IDT, Integrated Device Technology Inc
Series
TurboClock™r
Type
PLL Clock Driverr
Datasheet

Specifications of IDT5V991A-5JGI

Pll
Yes with Bypass
Input
LVTTL
Output
LVTTL
Number Of Circuits
1
Ratio - Input:output
1:8
Differential - Input:output
No/No
Frequency - Max
85MHz
Divider/multiplier
Yes/Yes
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-PLCC
Frequency-max
85MHz
Number Of Elements
1
Pll Input Freq (min)
3.75MHz
Pll Input Freq (max)
85MHz
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
-40C to 85C
Package Type
PLCC
Output Frequency Range
3.75 to 85MHz
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temperature Classification
Industrial
Pin Count
32
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
5V991A-5JGI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT5V991A-5JGI
Manufacturer:
IDT
Quantity:
122
Part Number:
IDT5V991A-5JGI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT5V991A-5JGI
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT5V991A-5JGI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
NOTES:
V
Skew:
t
t
t
t
t
t
t
t
AC TIMING DIAGRAM
SKEWPR
SKEW0
IDT5V991A
3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
DEV
ODCV
PWH
PWL
ORISE
LOCK
CCQ
:
is measured at 0.8V.
:
/PE: The AC Timing Diagram applies to V
:
is measured at 2V.
:
R EF D IVID E D B Y 2
R EF D IVID E D B Y 4
and t
:
OFALL
negative edge of REF, and the positive edges of the divide-by-2 and the divide-by-4 signals align.
The time between the earliest and the latest output transition among all outputs for which the same t
with 75Ω to V
The skew between a pair of outputs (xQ
The skew between outputs when they are selected for 0t
The output-to-output skew between any two devices operating under the same conditions (V
The deviation of the output from a 50% duty cycle. Output pulse width variations are included in t
The time that is required before synchronization is achieved. This specification is valid only after V
from the application of a new signal or frequency at REF or FB until t
IN V ER TE D Q
are measured between 0.8V and 2V.
O TH ER Q
CC
/2.
R E F
F B
Q
t
P D
CCQ
/PE=V
0
and xQ
t
SK E W 1 , 3 , 4
CC
t
t
S KE W P R
SK E W 0, 1
t
. For V
1
SK EW 3, 4
) when all eight outputs are selected for 0t
t
R EF
CCQ
U
t
R P W H
.
/PE=GND, the negative edge of FB aligns with the negative edge of REF, divided outputs change on the
PD
is within specified limits.
t
O D C V
7
t
SK EW 3, 4
t
S KE W 2
t
R P W L
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
t
O D C V
U
CC
CC
.
U
, ambient temperature, air flow, etc.)
is stable and within normal operating limits. This parameter is measured
t
t
delay has been selected when all are loaded with 20pF and terminated
SKEW2
S KE W P R
S K EW 0, 1
and t
SKEW4
specifications.
t
S K E W 2
t
t
SK E W 3, 4
SK EW 2, 4
t
JR

Related parts for IDT5V991A-5JGI