IDT1339-31DVGI IDT, Integrated Device Technology Inc, IDT1339-31DVGI Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT1339-31DVGI
Manufacturer Part Number
IDT1339-31DVGI
Description
IC SERIAL RTC I2C LP 8-MSOP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Clock/Calendar/Alarmr
Datasheet
1.IDT1339-2DCGI8.pdf
(27 pages)
Specifications of IDT1339-31DVGI
Time Format
HH:MM:SS (12/24 hr)
Date Format
YY-MM-DD-dd
Interface
I²C, 2-Wire Serial
Voltage - Supply
3.3 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
Bus Type
Serial (I2C)
Operating Supply Voltage (typ)
3.3V
Package Type
TSSOP
Operating Supply Voltage (max)
5.5V
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Pin Count
8
Mounting
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Memory Size
-
Lead Free Status / Rohs Status
Compliant
Other names
1339-31DVGI
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT1339-31DVGI8
Manufacturer:
CY
Quantity:
204
Part Number:
IDT1339-31DVGI8
Manufacturer:
IDT
Quantity:
20 000
Table 4. Alarm Mask Bits
Special-Purpose Registers
The IDT1339 has two additional registers (control and status) that control the RTC, alarms, and square-wave output.
Control Register (0Eh)
IDT® REAL-TIME CLOCK WITH SERIAL I
DY/DT
DY/DT
IDT1339
REAL-TIME CLOCK WITH SERIAL I
EOSC
Bit 7
X
X
X
X
X
X
X
0
1
0
1
Bit 7: Enable Oscillator (EOSC). This bit when set to logic 0 starts the oscillator. When this bit is set to a logic 1,
the oscillator is stopped. This bit is enabled (logic 0) when power is first applied.
Bit 5: Battery-Backed Square-Wave and Interrupt Enable (BBSQI). This bit when set to a logic 1 enables the
square wave or interrupt output when
BBSQI is a logic 0, the SQW/INT pin goes high impedance when
disabled (logic 0) when power is first applied.
Bits 4 and 3: Rate Select (RS2 and RS1). These bits control the frequency of the square-wave output when the
square wave has been enabled. Table 5 shows the square-wave frequencies that can be selected with the RS bits.
These bits are both set to logic 1 (32 kHz) when power is first applied.
A1M4
A2M4
Alarm 1 Register Mask Bits (Bit 7)
Alarm 2 Register Mask Bits (Bit 7)
1
1
1
1
0
0
1
1
1
0
0
Bit 6
0
A1M3
A2M3
1
1
1
0
0
0
1
1
0
0
0
BBSQI
Bit 5
A1M2
2
1
1
0
0
0
0
C INTERFACE
2
A2M2
C INTERFACE
Bit 4
RS2
1
0
0
0
0
A1M1
1
0
0
0
0
0
V
CC
Bit 3
RS1
Alarm once per second.
Alarm when seconds match.
Alarm when minutes and seconds match.
Alarm when hours, minutes, and seconds match.
Alarm when date, hours, minutes, and seconds match.
Alarm when day, hours, minutes, and seconds match.
Alarm once per minute (00 sec. of every min.).
Alarm when minutes match.
Alarm when hours and minutes match.
Alarm when date, hours, and minutes match.
Alarm when day, hours, and minutes match.
is absent and the IDT1339 is being powered by the V
INTCN
Bit 2
8
Bit 1
A2IE
V
CC
Alarm Rate
Alarm Rate
falls below the power-fail trip point. This bit is
Bit 0
A1IE
IDT1339
BACKUP
REV K 032910
pin. When
RTC