M41T11MH6E STMicroelectronics, M41T11MH6E Datasheet - Page 13

IC SRL RTC 512BIT 28SOIC

M41T11MH6E

Manufacturer Part Number
M41T11MH6E
Description
IC SRL RTC 512BIT 28SOIC
Manufacturer
STMicroelectronics
Type
Clock/Calendar/NVSRAMr
Datasheet

Specifications of M41T11MH6E

Memory Size
56B
Time Format
HH:MM:SS (24 hr)
Date Format
YY-MM-DD-dd
Interface
I²C, 2-Wire Serial
Voltage - Supply
2 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
28-SOIC, 28-SOH (8.48mm Width)
Function
Clock/Calendar/Timekeeper
Rtc Memory Size
64 Byte
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Rtc Bus Interface
Serial (2-Wire, I2C)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-2814-5
M41T11MH6

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M41T11MH6E
Manufacturer:
ST
Quantity:
465
Part Number:
M41T11MH6E
Manufacturer:
ST
0
Part Number:
M41T11MH6E
Manufacturer:
ST
Quantity:
20 000
Part Number:
M41T11MH6E2TR
Manufacturer:
ST
0
M41T11
2.3
2.4
Figure 11. Write mode sequence
BUS ACTIVITY:
MASTER
SDA LINE
BUS ACTIVITY:
Write mode
In this mode the master transmitter transmits to the M41T11 slave receiver. Bus protocol is
shown in
is placed on the bus and indicates to the addressed device that word address An will follow
and is to be written to the on-chip address pointer. The data word to be written to the
memory is strobed in next and the internal address pointer is incremented to the next
memory location within the RAM on the reception of an acknowledge clock. The M41T11
slave receiver will send an acknowledge clock to the master transmitter after it has received
the slave address and again after it has received the word address and each data byte.
Data retention mode
With valid V
cycles. Should the supply voltage decay, the M41T11 will automatically deselect, write
protecting itself when V
S
Figure
ADDRESS
CC
SLAVE
applied, the M41T11 can be accessed as described above with read or write
11. Following the START condition and slave address, a logic '0' (R/W = 0)
CC
ADDRESS (An)
falls (see
WORD
Figure
DATA n
15).
DATA n+1
DATA n+X
AI00591
Operation
P
13/30

Related parts for M41T11MH6E