DS1307 Maxim Integrated Products, DS1307 Datasheet - Page 11
![IC RTC SERIAL 512K 8-DIP](/photos/1/39/13900/175-8-dip_sml.jpg)
DS1307
Manufacturer Part Number
DS1307
Description
IC RTC SERIAL 512K 8-DIP
Manufacturer
Maxim Integrated Products
Type
Clock/Calendar/NVSRAMr
Datasheet
1.DS1307Z.pdf
(14 pages)
Specifications of DS1307
Memory Size
56B
Time Format
HH:MM:SS (12/24 hr)
Date Format
YY-MM-DD-dd
Interface
I²C, 2-Wire Serial
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Through Hole
Package / Case
8-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS1307
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
DS1307+
Manufacturer:
Maxim
Quantity:
7 457
Part Number:
DS1307+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS1307N
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS1307N+
Manufacturer:
DALLAS
Quantity:
20 000
Company:
Part Number:
DS1307Z
Manufacturer:
MAXIM
Quantity:
1 564
Part Number:
DS1307Z
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
DS1307Z+
Manufacturer:
Maxim
Quantity:
10 573
Figure 3. Data Transfer on I
Depending upon the state of the R/W bit, two types of data transfer are possible:
1. Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the
2. Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is transmitted
slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received
byte. Data is transferred with the most significant bit (MSB) first.
by the master. The slave then returns an acknowledge bit. This is followed by the slave transmitting a number
of data bytes. The master returns an acknowledge bit after all received bytes other than the last byte. At the
end of the last received byte, a “not acknowledge” is returned.
The master device generates all the serial clock pulses and the START and STOP conditions. A transfer is
ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also
the beginning of the next serial transfer, the bus will not be released. Data is transferred with the most
significant bit (MSB) first.
SDA
SCL
CONDITION
START
MSB
1
2
2
C Serial Bus
6
7
DIRECTION
SIGNAL FROM RECEIVER
ACKNOWLEDGEMENT
R/ W
BIT
8
ACK
9
11 of 14
1
REPEATED IF MORE BYTES
2
ARE TRANSFERED
DS1307 64 x 8, Serial, I
SIGNAL FROM RECEIVER
3-7
ACKNOWLEDGEMENT
8
ACK
9
2
C Real-Time Clock
CONDITION
CONDITION
REPEATED
START
STOP
OR