NJU6355ED NJR, NJU6355ED Datasheet - Page 4
![IC SERIAL REAL TIME CLOCK 8DIP](/photos/6/56/65608/8-dip_pkg_sml.jpg)
NJU6355ED
Manufacturer Part Number
NJU6355ED
Description
IC SERIAL REAL TIME CLOCK 8DIP
Manufacturer
NJR
Type
Clock/Calendarr
Datasheet
1.NJU6355EM.pdf
(6 pages)
Specifications of NJU6355ED
Time Format
HH:MM:SS (24 hr)
Date Format
YY-MM-DD-dd
Interface
Serial
Voltage - Supply
2 V ~ 5.5 V
Operating Temperature
-30°C ~ 80°C
Mounting Type
Through Hole
Package / Case
8-DIP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Memory Size
-
Other names
NJU6355D
NJU6355D
NJU6355D
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
NJU6355
3. Timer Data Writing
and the timer data can be written to the NJU6355.
clock signal input from the CLK terminal, and the data is transferred from the shift register to the timer counter by
synchronized with falling edge of the CE signal. In this time the second-counter is cleared to "0", and the oscillator
divider start the operation.
< Write Down Timing >
4. Low Voltage Detector
(EE)
5. Data Access
5V±10%. It may be broken the data unless 5V±10%.
operation.
- 4 -
When both of the I/O terminal and the CE terminal are "H", update is stopped, the oscillator divider is cleared,
The timer data is written into the shift register from the DATA terminal by synchronized with rising edge of the
The input data strings are LSB first of each digit as shown below.
The NJU6355 series incorporate the low battery detector. If the supply voltage reduce to the detection level,
The NJU6355 series can operate from 2.0V to 5.5V. However, it is not allow the data access out of the range of
Thus, when the data access, the CE terminal should be "H" after the power supply rise to 5V±10%, then start the
Shift
Register
Data
Input
CLK
CE
H
I/O
is written into each digit of the shift register as warning code for the CPU.
Note) When the CE signal is which rising edge or falling edge,
Type E
The data is read out from LSB of Year, and last 44-bit is effective.
the CLK signal should be fixed to "L". And so, before the
CE signal is raised, the I/O signal should be fixed to "H".
0
Year
0
The data is input into the shift
register at rising edge of the
CLK.
1
1
Month
2
2
3
Year
3
4
Day
4
5
5
Days of
Week
6
6
7
The data in the shift register is
transferred to the timer counter at this
falling edge of the CE, then the
oscillator divider start the operation.
7
Hour
Minute
3
3
Minute
4
4
Second
5
5
6
6
7
7