DS17287-5 Maxim Integrated Products, DS17287-5 Datasheet - Page 8
![IC RTC 5V 2K NV RAM 24-EDIP](/photos/6/58/65847/175-24-dip_sml.jpg)
DS17287-5
Manufacturer Part Number
DS17287-5
Description
IC RTC 5V 2K NV RAM 24-EDIP
Manufacturer
Maxim Integrated Products
Type
Clock/Calendar/NVSRAMr
Datasheet
1.DS17287-5.pdf
(31 pages)
Specifications of DS17287-5
Memory Size
16K (2K x 8)
Time Format
HH:MM:SS (12/24 hr)
Date Format
YY-MM-DD-dd
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Through Hole
Package / Case
24-DIP (600 mil) Module
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
DS172875
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS17287-5
Manufacturer:
DALLAS
Quantity:
1 410
Part Number:
DS17287-5
Manufacturer:
DALLAS
Quantity:
20 000
Company:
Part Number:
DS17287-5+
Manufacturer:
TYCO
Quantity:
41
Real-Time Clocks
8
24
13
14
15
17
18
19
20
_____________________________________________________________________
PIN
28
23
24
25
27
28
1
2
NAME
V
ALE
BAT
Active-Low Chip-Select Input. This pin must be asserted low during a bus cycle for the
device to be accessed.
that take place without asserting
Address Latch Enable Input, Active High. This input pin is used to demultiplex the
address/data bus. The falling edge of ALE causes the address to be latched within the
device.
Active-Low Write Input. This pin defines the period during which data is written to the
addressed register.
Active-Low Read Input. This pin identifies the period when the device drives the bus with
read data. It is an enable signal for the output buffers of the device.
Active-Low Kickstart Input. When V
powered on in response to an active-low transition on the
from a key closure. V
set to 1 if the kickstart function is used, and the
supply. While V
must be grounded and ABE set to 0.
Active-Low Interrupt Request. This pin is an active-low output that can be used as an
interrupt input to a processor. The
the interrupt is present and the corresponding interrupt-enable bit is set. To clear the
pin, the application software must clear all enabled flag bits contributing to the pin’s active
state. When no interrupt conditions are present, the
state. Multiple interrupting devices can be connected to an
all open drain. The
Connection for Primary Battery. This supply input is used to power the normal clock
functions when V
prevent proper operation. If V
to ensure against reverse charging current when used with a lithium battery
ic.com/qa/info/ul). This pin is missing (N.C.) on the EDIP package.
CC
CC
is applied, the
is absent. Diodes placed in series between V
BAUX
pin requires an external pullup resistor to V
must be present and auxiliary-battery-enable bit (ABE) must be
must be kept in the active state during
BAT
is not required, the pin must be grounded. UL recognized
CC
latch addresses, but no access occurs.
pin can be used as an interrupt input. If not used,
is removed from the device, the system can be
output remains low as long as the status bit causing
FUNCTION
Pin Description (continued)
pin must be pulled up to the V
level is in the high-impedance
pin, as might be generated
bus, provided that they are
BAT
CC
.
and the battery can
and
(www.maxim-
. Bus cycles
BAUX