DS14285 Maxim Integrated Products, DS14285 Datasheet - Page 8

no-image

DS14285

Manufacturer Part Number
DS14285
Description
IC RTC W/NV RAM CNTRL 24-DIP
Manufacturer
Maxim Integrated Products
Type
Clock/Calendar/NVSRAMr
Datasheet

Specifications of DS14285

Memory Size
114B
Time Format
HH:MM:SS (12/24 hr)
Date Format
YY-MM-DD-dd
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Through Hole
Package / Case
24-DIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS14285
Manufacturer:
DALLAS
Quantity:
6
Part Number:
DS14285
Manufacturer:
KEMET
Quantity:
2 000
Part Number:
DS14285Q
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS14285Q
Manufacturer:
ALTERA
0
Part Number:
DS14285Q+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS14285QN
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS14285QN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS14285S
Manufacturer:
DALLAS
Quantity:
14
Part Number:
DS14285S
Manufacturer:
MAXIM/美信
Quantity:
20 000
DS14285/DS14287
RTC ADDRESS MAP
The address map of the DS14285/DS14287 is shown in Figure 2. The address map consists of 114 bytes
of user RAM, 10 bytes of RAM that contain the RTC time, calendar, and alarm data, and 4 bytes which
are used for control and status. All 128 bytes can be directly written or read except for the following:
1. Registers C and D are read-only.
2. Bit 7 of Register A is read-only.
3. The high order bit of the seconds byte is read-only.
The contents of four registers (A,B,C, and D) are described in the “Registers” section.
Figure 2. DS14285/DS14287 Address Map
TIME, CALENDAR AND ALARM LOCATIONS
The time and calendar information is obtained by reading the appropriate memory bytes. The time,
calendar, and alarm are set or initialized by writing the appropriate RAM bytes. The contents of the 10
time, calendar, and alarm bytes can be either Binary or Binary-Coded Decimal (BCD) format. Before
writing the internal time, calendar, and alarm registers, the SET bit in Register B should be written to a
logic 1 to prevent updates from occurring while access is being attempted. In addition to writing the 10
time, calendar, and alarm registers in a selected format (binary or BCD), the data mode bit (DM) of
Register B must be set to the appropriate logic level. All 10 time, calendar, and alarm bytes must use the
same data mode. The set bit in Register B should be cleared after the data mode bit has been written to
allow the real-time clock to update the time and calendar bytes. Once initialized, the real-time clock
makes all updates in the selected mode. The data mode cannot be changed without reinitializing the 10
data bytes. Table 1 shows the binary and BCD formats of the ten time, calendar, and alarm locations. The
8 of 26

Related parts for DS14285