AD73360ASU Analog Devices Inc, AD73360ASU Datasheet - Page 2

IC ANALOG FRONT END 6CH 44-TQFP

AD73360ASU

Manufacturer Part Number
AD73360ASU
Description
IC ANALOG FRONT END 6CH 44-TQFP
Manufacturer
Analog Devices Inc

Specifications of AD73360ASU

Number Of Channels
6
Rohs Status
RoHS non-compliant
Number Of Bits
16
Power (watts)
80mW
Voltage - Supply, Analog
3V
Voltage - Supply, Digital
3V
Package / Case
44-TQFP, 44-VQFP
Analog Front End Type
General Purpose
Analog Front End Category
General Purpose
Interface Type
Serial (6-Wire)
Sample Rate
64KSPS
Input Voltage Range
1.64375V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Resolution
16b
Number Of Adc's
6
Power Supply Type
Analog/Digital
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
44
Package Type
TQFP
For Use With
EVAL-AD73360LEB - BOARD EVAL FOR AD73360L
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD73360ASU
Manufacturer:
ADI
Quantity:
218
Part Number:
AD73360ASU
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD73360ASUZ
Manufacturer:
ADI
Quantity:
219
Part Number:
AD73360ASUZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD73360ASUZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
ERRATA DOCUMENT
Choosing SCLK rate and Sample Period
For a cascade of a given length, the SCLK rate and Sample Period will determine if the cascade can be used
successfully. A low sample rate will allow more time for the ADC data to be read. Similarly a high SCLK rate
will transmit the data in a shorter time. Since both the SCLK rate and Sample Rate are derived from the same
DMCLK the number of combinations is limited. As most applications will require a predetermined sample rate,
the SCLK speed will be the limitating factor in the cascade length that can be used. Table I shows the maximum
cascade length for a given SCLK and Sample Rate. The table assumes that a MCLK of 16.384MHz is used.
S D O F S
S C L K
S D O
1
D e vi ce 3 - C h an ne l 1
4
8
12
SCLK (MHz)
16.384
8.192
4.096
2.048
Table I. Maximum Cascade Length with Various
16
Figure 2. Cascade Timing for a Three-Device Cascade
D e vice 2 - C h an ne l 1
SCLK and Sample Rates
64 S C LK s
Max. Number
of Devices
2
3
4
5
1
2
3
4
1
2
3
1
2
D e vice 1 - C h an ne l 1
D e vice 1 - C h an ne l 1
–2–
Sample Rate
(KHz)
64
32
16
8
64
32
16
8
32
16
8
16
8
D e vi ce 3 - C h an ne l 2
D e vice 2 - C h an ne l 2
AD73360 Rev.1
REV.A

Related parts for AD73360ASU