AD7485BST Analog Devices Inc, AD7485BST Datasheet
AD7485BST
Specifications of AD7485BST
Available stocks
Related parts for AD7485BST
AD7485BST Summary of contents
Page 1
FEATURES Fast Throughput Rate: 1 MSPS Wide Input Bandwidth: 40 MHz Excellent DC Accuracy Performance Flexible Serial Interface Low Power (Full Power) and 3 mW (NAP Mode) STANDBY Mode Max Single 5 V Supply Operation ...
Page 2
AD7485–SPECIFICATIONS Parameter 2, 3 DYNAMIC PERFORMANCE Signal to Noise + Distortion (SINAD) 4 Total Harmonic Distortion (THD) Peak Harmonic or Spurious Noise (SFDR) 4 Intermodulation Distortion (IMD) Second-Order Terms Third-Order Terms Aperture Delay Full Power Bandwidth DC ACCURACY Resolution 4 ...
Page 3
Parameter POWER REQUIREMENTS DRIVE I DD Normal Mode (Static) Normal Mode (Operational) NAP Mode 8 STANDBY Mode Power Dissipation Normal Mode (Operational) NAP Mode 8 STANDBY Mode NOTES 1 Temperature ranges as follows: –40°C to +85°C. 2 ...
Page 4
AD7485 ABSOLUTE MAXIMUM RATINGS 25°C, unless otherwise noted GND . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
Pin No. Mnemonic Description Positive Power Supply for Analog Circuitry Decoupling Pin for Internal Bias Voltage capacitor should be placed between this pin BIAS and AGND ...
Page 6
AD7485 TERMINOLOGY Integral Nonlinearity This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The end- points of the transfer function are zero scale, a point 1/2 LSB below the first code ...
Page 7
ADC CODE TPC 1. Typical DNL 1.0 0.8 0.6 0.4 0.2 0 –0.2 –0.4 –0.6 –0.8 –1.0 0 4096 8192 ADC CODE TPC 2. Typical INL ...
Page 8
AD7485 0 –20 –40 –60 –80 –100 –120 –140 0 100 200 300 FREQUENCY – kHz TPC 7. 64k FFT Plot with 10 kHz Input Tone + 100 SIGNAL 1k AD829 BIAS VOLTAGE ...
Page 9
CIRCUIT DESCRIPTION CONVERTER OPERATION The AD7485 is a 14-bit algorithmic successive-approximation analog-to-digital converter based around a capacitive DAC. It pro- vides the user with track-and-hold, reference, an A/D converter, and versatile interface logic functions on a single chip. The analog ...
Page 10
AD7485 Figure 7 shows the AD7485 conversion sequence operating in normal mode CONVST TFS READ DATA 960ns Figure 7. Normal Mode Power Dissipation In NAP mode, all the internal circuitry except for the internal reference is powered down. ...
Page 11
SERIAL INTERFACE The AD7485 has two serial interface modes, selected by the state of the SMODE pin. In both these modes, the MCLK pin must be supplied with a clock signal of between 10 kHz and 25 MHz. This MCLK ...
Page 12
AD7485 Board Layout and Grounding To obtain optimum performance from the AD7485 recom- mended that a printed circuit board with a minimum of three layers is used. One of these layers, preferably the middle layer, should be as ...
Page 13
CONVST t 7 MCLK SCO t 8 SDO D14 D13 D12 D11 t 12 CONVST t 7 MCLK t 14 SCO SDO D14 D13 D12 D11 t 15 TFS MCLK t 19 SCO REV ...
Page 14
... PLANE VIEW A ROTATED 90° CCW ORDERING GUIDE 1 Model Temperature Range AD7485BSTZ −40°C to +85° RoHS Compliant Part. REVISION HISTORY 4/10—Rev Rev. A Changes to Specifications Table ............................................................. 3 ©2002-2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. ...