AD7811YRU Analog Devices Inc, AD7811YRU Datasheet - Page 15

• Manufacturer Part Number: AD7811YRU
• Description: IC ADC 10BIT 4-CHAN SRL 16-TSSOP
• Manufacturer: Analog Devices Inc

Specifications of AD7811YRU

• Rohs Status: RoHS non-compliant
• Number Of Bits: 10
• Sampling Rate (per Second): 350k
• Data Interface: DSP, Serial
• Number Of Converters: 1
• Power Dissipation (max): 10.5mW
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 105°C
• Mounting Type: Surface Mount
• Package / Case: 16-TSSOP (0.173", 4.40mm Width)

enter during automatic power-down. These modes are discussed
in the Power-Up Times section of this data sheet. The timing
diagram in Figure 17 shows how to operate the part in Mode 2.
If the AD7811/AD7812 is powered down, the rising edge of the
CONVST pulse causes the part to power-up. Once the part
has powered up (~1.5 µs after the rising edge of CONVST)
the CONVST signal is brought low and a conversion is initiated
on this falling edge of the CONVST signal. The conversion
takes 2.3 µs and after this time the conversion result is latched
into the serial shift register and the part powers down. There-
fore, when the part is operated in Mode 2 the effective conver-
sion time is equal to the power-up time (1.5 µs) and the SAR
conversion time (2.3 µs).
NOTE: Although the AD7811 and AD7812 take 1.5 µs to
power up after the rising edge of CONVST, it is not necessary
to leave CONVST high for 1.5 µs after the rising edge before
bringing it low to initiate a conversion. If the CONVST signal
goes low before 1.5 µs in time has elapsed, then the power-up
time is timed out internally and a conversion is then initiated.
Hence the AD7811 and AD7812 are guaranteed to have always
powered-up before a conversion is initiated, even if the CONVST
pulsewidth is <1.5 µs. If the CONVST pulsewidth is > 1.5 µs,
then a conversion is initiated on the falling edge.
As in the case of Mode 1 operation, the rising edge of the first
SCLK after the rising edge of RFS enables the serial port of the
AD7811 and AD7812 (see Serial Interface section). If a serial
read is initiated soon after this rising edge (Point “A”), i.e.,
before the end of the conversion, the result of the previous con-
version is shifted out on pin DOUT. In order to read the result
of the current conversion, the user must wait at least 2.3 µs after
power-up or at least 2.3 µs after the falling edge of CONVST,
SCLK
DOUT
RFS
TFS
DIN
CONVST
DOUT
SCLK
t
5
1
t
DB9
DB9
6
t
2
t
3
DB8
2
DB8
t
7
t
4
3
DB7
DB7
t
POWER-UP
1.5 s
4
DB6
A
DB6
t
8
5
DB5
DB5
t
6
9
DB4
DB4
t
7
(Point “B”), whichever occurs latest before initiating a serial
read. The serial port of the AD7811 and AD7812 is still func-
tional even though the devices have been powered down.
Because it is possible to do a serial read from the part while it is
powered down, the AD7811 and AD7812 are powered up only
to do the conversion and are immediately powered down at the
end of a conversion. This significantly improves the power
consumption of the part at slower throughput rates—see Power
vs. Throughput section.
SERIAL INTERFACE
The serial interface of the AD7811 and AD7812 consists of five
wires, a serial clock input, SCLK, receive data to clock syn-
chronization input RFS, transmit data to clock synchronization
input TFS, a serial data output, DOUT, and a serial data
input, DIN, (see Figure 18). The serial interface is designed to
allow easy interfacing to most microcontrollers and DSPs,
e.g., PIC16C, PIC17C, QSPI, SPI, DSP56000, TMS320
and ADSP-21xx, without the need for any gluing logic. When
interfacing to the 8051, the SCLK must be inverted. The
Microprocessor/Microcontroller Interface section explains
how to interface to some popular DSPs and microcontrollers.
Figure 18 shows the timing diagram for a serial read and write
to the AD7811 and AD7812. The serial interface works with
both a continuous and a noncontinuous serial clock. The rising
edge of RFS and falling edge of TFS resets a counter that
counts the number of serial clocks to ensure the correct number
of bits are shifted in and out of the serial shift registers. Once
the correct number of bits have been shifted in and out, the
SCLK is ignored. In order for another serial transfer to take
place the counter must be reset by the active edges of TFS and
DB3
1
DB3
B
8
DB2
DB2
9
DB1
CURRENT CONVERSION
DB1
10
t
DB0
RESULT
10
A
DB0
11
AD7811/AD7812
12
B
13