MAX11801ETC/V+ Maxim Integrated Products, MAX11801ETC/V+ Datasheet - Page 46
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
MAX11801ETC/V+
Manufacturer Part Number
MAX11801ETC/V+
Description
IC TOUCH SCREEN CTRLR LP 12WQFN
Manufacturer
Maxim Integrated Products
Type
Resistiver
Datasheet
1.MAX11803EWCT.pdf
(59 pages)
Specifications of MAX11801ETC/V+
Touch Panel Interface
4-Wire
Number Of Inputs/keys
1 TSC
Resolution (bits)
12 b
Data Interface
I²C, Serial
Data Rate/sampling Rate (sps, Bps)
105k
Voltage - Supply
1.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
12-WQFN Exposed Pad
Voltage Supply Source
Single Supply
Sampling Rate (per Second)
105k
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Low-Power, Ultra-Small Resistive Touch-Screen
Controllers with I
5) Panel Setup Commands: 6Ah to 6Fh
6) Measurement Commands: 70h to 7Fh
The commands to read or write the user-accessible
registers are always the same. However, the data for-
mat varies based on whether using an SPI or I
face. Tables 16 and 17 show the differences between
SPI and I
ded in the 8-bit byte and always occupies the LSB
position. For I
lowed by an acknowledge bit, for a total of 9 bits. The
LSB in I
the LSB is ignored internal to the MAX11800–
MAX11803, so setting it to 0 or 1 has no effect.
The status and configuration registers are located in
block 0x00 to 0x0B. See Table 18. All user-configura-
tion register write mode operations are pairable within
the SPI/I
under a single instruction with a register byte followed
by a data. All user-configuration read-mode operations
support autoincrement. For example, if location 0x00 is
read back and more clock pulses are issued, readback
will proceed through location 0x01 and so forth. The
user should set all configuration registers to the desired
values before issuing direct conversion operations or
placing MAX11800/MAX11801 in autonomous mode.
Table 16. SPI Command and Data Format: 8 Bits
Table 17. I
46
• Sets up panel prior to making X, Y, Z1, or Z2 mea-
• Performs specified measurement (X, Y, Z1, and/or
BIT 7
surements
______________________________________________________________________________________
BIT 7
R6
Z2)
R6
2
2
C format is a don’t care. In write mode, for I
2
C interface. Multiple locations can be written
C protocols. For SPI, the R/W bit is embed-
2
2
C Command and Data Format: 8 Bits Plus ACK
C, the protocol is always 8-bit byte fol-
BIT 6
R5
Status and Configuration Registers
BIT 6
R5
BIT 5
R4
BIT 5
R4
BIT 4
2
Command or Data
Command or Data
R3
C/SPI Interface
2
BYTE
BIT 4
C inter-
R3
2
C,
BIT 3
R2
BYTE
Use the readback command 0x50 to read back available
FIFO data in autonomous conversion modes (AUTO = 1)
(MAX11800/MAX11801). The oldest available data is
read out first. Data blocks vary from 32 to 64 bits in
length, depending on the scan mode selected. Reading
back longer than one block results in reading back the
next available block. The end-of-file indicator (event
tag = 11) is read back when no unread data is available
in the FIFO. This command does not autoincrement and
the register address does not advance beyond 0x50.
See the FIFO Data Block Readback Structure section for
more details.
Use the readback commands 0x52 to 0x5B to read
back available measurement data gathered in direct
conversion mode (AUTO = 0). Random data access is
supported within this register space and the commands
autoincrement up to register 0x5B. The register
address does not advance beyond register 0x5B.
Attempting to read back a pending conversion results
in data being tagged invalid. See the Direct Conversion
Mode Operations section for more details.
The panel setup and conversion commands are not
pairable in write mode as each command modifies the
panel setting both during and after the command,
based on conversion executions and CONT bit set-
tings. All direct conversion commands modify the
expected I
streamlining protocol. Table 21 shows the resulting
read register settings by command type applicable to
I
2
C variants.
BIT 3
R2
BIT 2
R1
2
C read register location to support the data
BIT 2
R1
BIT 1
R0
Data Readback Commands
Autonomous Conversion Mode
(Don’t Care)
(CONT)
Direct Conversion Mode
BIT 1
BIT 0
R0
X
BIT 0
ACK
R/
BIT
1/0
1/0
1/0