MCP4332-502E/ST Microchip Technology, MCP4332-502E/ST Datasheet - Page 38
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
MCP4332-502E/ST
Manufacturer Part Number
MCP4332-502E/ST
Description
IC DGTL POT QUAD 5K 14TSSOP
Manufacturer
Microchip Technology
Datasheet
1.MCP4332-103EST.pdf
(88 pages)
Specifications of MCP4332-502E/ST
Taps
129
Resistance (ohms)
5K
Number Of Circuits
4
Temperature Coefficient
150 ppm/°C Typical
Memory Type
Volatile
Interface
SPI Serial
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
14-TSSOP
Resistance In Ohms
5K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
MCP433X/435X
3.1
The CS pin is the serial interface’s chip select input.
Forcing the CS pin to V
Forcing the CS pin to V
serial commands.
3.2
The SCK pin is the serial interface's Serial Clock pin.
This pin is connected to the host controllers SCK pin.
The MCP43XX is an SPI slave device, so it’s SCK pin
is an input only pin.
3.3
The SDI pin is the serial interfaces Serial Data In pin.
This pin is connected to the host controllers SDO pin.
3.4
The V
3.5
The terminal B pin is connected to the internal
potentiometer’s terminal B.
The potentiometer’s terminal B is the fixed connection
to the zero scale wiper value of the digital
potentiometer. This corresponds to a wiper value of
0x00 for both 7-bit and 8-bit devices.
The terminal B pin does not have a polarity relative to
the terminal W or A pins. The terminal B pin can
support both positive and negative current. The voltage
on terminal B must be between V
MCP43XX devices have four terminal B pins, one for
each resistor network.
3.6
The terminal W pin is connected to the internal
potentiometer’s terminal W (the wiper). The wiper
terminal is the adjustable terminal of the digital
potentiometer. The terminal W pin does not have a
polarity relative to terminals A or B pins. The terminal
W pin can support both positive and negative current.
The voltage on terminal W must be between V
V
MCP43XX devices have four terminal W pins, one for
each resistor network.
DS22242A-page 38
DD
.
SS
Chip Select (CS)
Serial Clock (SCK)
Serial Data In (SDI)
Ground (V
pin is the device ground reference.
Potentiometer Terminal B
Potentiometer Wiper (W) Terminal
SS
IL
enables the serial commands.
IHH
)
enables the high-voltage
SS
and V
DD
.
SS
and
3.7
The terminal A pin is available on the MCP43X1
devices,
potentiometer’s terminal A.
The potentiometer’s terminal A is the fixed connection
to the full scale wiper value of the digital potentiometer.
This corresponds to a wiper value of 0x100 for 8-bit
devices or 0x80 for 7-bit devices.
The terminal A pin does not have a polarity relative to
the terminal W or B pins. The terminal A pin can
support both positive and negative current. The voltage
on terminal A must be between V
The terminal A pin is not available on the MCP43X2
devices, and the internally terminal A signal is floating.
MCP43X1 devices have four terminal A pins, one for
each resistor network.
3.8
The NC pin is not used.
3.9
The RESET pin is used to force the device into the
POR/BOR state.
3.10
The SDO pin is the serial interfaces Serial Data Out pin.
This pin is connected to the host controllers SDI pin.
This pin allows the host controller to read the digital
potentiometers registers, or monitor the state of the
command error bit.
3.11
The V
The input power supply is relative to V
While the devices V
electrical performance of the device may not meet the
data sheet specifications.
3.12
This pad is conductively connected to the device's
substrate. This pad should be tied to the same potential
as the V
used to assist as a heat sink for the device when
connected to a PCB heat sink.
DD
SS
Potentiometer Terminal A
Not Connected (NC)
Serial Data Out (SDO)
Positive Power Supply Input (V
pin is the device’s positive power supply input.
Exposed Pad (EP)
Reset (RESET)
pin (or left unconnected). This pad could be
and
is
DD
connected
2010 Microchip Technology Inc.
is less than V
SS
to
and V
SS
min
.
the
DD
(2.7V), the
.
internal
DD
)