AD5204BRUZ10 Analog Devices Inc, AD5204BRUZ10 Datasheet - Page 13
![IC POT DGTL QUAD 256POS 24TSSOP](/photos/6/60/66036/ru-24_sml.jpg)
AD5204BRUZ10
Manufacturer Part Number
AD5204BRUZ10
Description
IC POT DGTL QUAD 256POS 24TSSOP
Manufacturer
Analog Devices Inc
Datasheet
1.AD5204BRUZ50.pdf
(20 pages)
Specifications of AD5204BRUZ10
Taps
256
Resistance (ohms)
10K
Number Of Circuits
4
Temperature Coefficient
700 ppm/°C Typical
Memory Type
Volatile
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 5.5 V, ±2.3 V ~ 2.7 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
24-TSSOP
Resistance In Ohms
10K
End To End Resistance
10kohm
Track Taper
Linear
No. Of Steps
256
Resistance Tolerance
± 30%
Supply Voltage Range
2.7V To 5.5V, ± 2.3V To ± 2.7V
Control Interface
3 Wire, Serial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD5204BRUZ10
Manufacturer:
Analog Devices Inc
Quantity:
135
Part Number:
AD5204BRUZ10
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5204BRUZ10-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD5204BRUZ100
Manufacturer:
ADI
Quantity:
556
Part Number:
AD5204BRUZ100
Manufacturer:
ADI/亚德诺
Quantity:
20 000
PROGRAMMING THE VARIABLE RESISTOR
RHEOSTAT OPERATION
The nominal resistance of the RDAC between Terminal A and
Terminal B is available with values of 10 kΩ, 50 kΩ, and 100 kΩ.
The last digits of the part number determine the nominal
resistance value; for example, 10 kΩ = 10 and 100 kΩ = 100.
The nominal resistance (R
accessed by the wiper terminal, plus Terminal B contact. The
8-bit data-word in the RDAC latch is decoded to select one of
the 256 possible settings. The first connection of the wiper starts
at Terminal B for the 0x00 data. This Terminal B connection has a
wiper contact resistance of 45 Ω. The second connection (for a
10 kΩ part) is the first tap point, located at 84 Ω [= R
resistance)/256 + R
third connection is the next tap point, representing 78 + 45 =
123 Ω for the 0x02 data. Each LSB data value increase moves
the wiper up the resistor ladder until the last tap point is
reached at 10,006 Ω. The wiper does not directly connect to
Terminal A. See Figure 21 for a simplified diagram of the
equivalent RDAC circuit.
The general transfer equation determining the digitally
programmed output resistance between the Wx and Bx
terminals is
where Dx is the data contained in the 8-bit RDACx latch, and
R
For example, when V
output resistance values are set as outlined in Table 7 for the
RDAC latch codes (applies to the 10 kΩ potentiometer).
Table 7. Output Resistance Values for the RDAC Latch Codes—
V
D (Dec)
255
128
1
0
AB
B
= 0 V and Terminal A = Open Circuited
is the nominal end-to-end resistance.
R
WB
(Dx) = (Dx)/256 × R
R
10006
5045
84
45
WB
(Ω)
W
B
= 84 Ω + 45 Ω] for the 0x01 data. The
= 0 V and Terminal A is open circuited, the
Output State
Full scale
Midscale (PR = 0 condition)
1 LSB
Zero scale (wiper contact resistance)
AB
) of the VR has 256 contact points
AB
+ R
W
AB
(nominal
Rev. C | Page 13 of 20
(1)
In the zero-scale condition, a finite total wiper resistance of 45 Ω
is present. Regardless of which setting the part is operating in,
care should be taken to limit the current between Terminal A to
Terminal B, Wiper W to Terminal A, and Wiper W to Terminal
B, to the maximum continuous current of ±5.65 mA(10 kΩ) or
±1.35 mA(50 kΩ and 100 kΩ) or pulse current of ±20 mA.
Otherwise, degradation or possible destruction of the internal
switch contact, can occur.
Like the mechanical potentiometer that the RDAC replaces,
the RDAC is completely symmetrical. The resistance between
Wiper W and Terminal A produces a digitally controlled
resistance, R
should be tied to the wiper. Setting the resistance value for R
starts at a maximum value of resistance and decreases as the
data loaded to the latch is increased in value. The general
transfer equation for this operation is
where Dx is the data contained in the 8-bit RDACx latch, and
R
For example, when V
the output resistance values outlined in Table 8 are set for the
RDAC latch codes.
Table 8. Output Resistance Values for the RDAC Latch Codes—
V
D (DEC)
255
128
1
0
The typical distribution of R
to within ±1%. However, device-to-device matching is process
lot dependent, having a ±30% variation. The change in R
terms of temperature has a 700 ppm/°C temperature coefficient.
AB
A
= 0 V and Terminal B Tied to Wiper W
is the nominal end-to-end resistance.
R
WA
(Dx) = (256 − Dx)/256 × R
R
84
5045
10006
10045
WA
WA
. When these terminals are used, Terminal B
(Ω)
A
= 0 V and Terminal B is tied to Wiper W,
Output State
Full scale
Midscale (PR = 0 condition)
1 LSB
Zero scale
AB
from channel to channel matches
AB
+ R
AD5204/AD5206
W
AB
in
WA
(2)