AD5254BRUZ50 Analog Devices Inc, AD5254BRUZ50 Datasheet - Page 14
![IC POT DGTL QUAD 50K 20TSSOP](/photos/6/56/65613/ru-20_sml.jpg)
AD5254BRUZ50
Manufacturer Part Number
AD5254BRUZ50
Description
IC POT DGTL QUAD 50K 20TSSOP
Manufacturer
Analog Devices Inc
Datasheet
1.AD5254BRUZ100.pdf
(32 pages)
Specifications of AD5254BRUZ50
Memory Type
Non-Volatile
Temperature Coefficient
650 ppm/°C Typical
Taps
256
Resistance (ohms)
50K
Number Of Circuits
4
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.7 V ~ 5.5 V, ±2.25 V ~ 2.75 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-TSSOP
Resistance In Ohms
50K
End To End Resistance
50kohm
Track Taper
Linear
Resistance Tolerance
± 30%
No. Of Steps
256
No. Of Pots
Quad
Potentiometer Ic Case
RoHS Compliant
Supply Voltage Range
± 2.25V To ± 2.75V
Control Interface
I2C, Serial
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AD5254EVAL - BOARD EVAL FOR AD5254
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD5254BRUZ50
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD5253/AD5254
I
I
S = start condition
P = stop condition
A = acknowledge (SDA low)
A = not acknowledge (SDA high)
R/ W = read enable at high; write enable at low
2
2
C INTERFACE GENERAL DESCRIPTION
C INTERFACE
From Master to Slave
From Slave to Master
SDA
SCL
S
SLAVE ADDRESS
P
S
S
(7-BIT)
t
1
S
SLAVE ADDRESS
SLAVE ADDRESS
t
READ OR WRITE
2
(7-BIT)
(7-BIT)
R/W
t
3
A
t
8
t
8
0 WRITE
1 READ
ACKNOWLEDGE)
R/W
R/W
DATA
Figure 25. I
t
(N BYTES +
9
Figure 24. I
Figure 23. I
Figure 26. I
A
A
t
6
2
C—Master Reading Data from Slave
2
t
C—Master Writing Data to Slave
Rev. B | Page 14 of 32
4
t
9
2
C Interface Timing Diagram
2
INSTRUCTIONS
A/A
C—Combined Write/Read
REPEATED START
(8-BIT)
(8-BIT)
DATA
S
t
7
SLAVE ADDRESS
(N BYTES + ACKNOWLEDGE)
(N BYTES + ACKNOWLEDGE)
DATA TRANSFERRED
DATA TRANSFERRED
A
A
S
DIRECTION OF TRANSFER MAY
t
5
CHANGE AT THIS POINT
OR WRITE
READ
R/W
t
2
(8-BIT)
(8-BIT)
DATA
DATA
A
ACKNOWLEDGE)
DATA
(N BYTES +
A/A
A
P
P
A/A
P
t
10
P