DS1267E-50+T&R Maxim Integrated Products, DS1267E-50+T&R Datasheet - Page 3
![IC POT DUAL DIGITAL 50K 20-TSSOP](/photos/6/52/65243/175-20-tssop_sml.jpg)
DS1267E-50+T&R
Manufacturer Part Number
DS1267E-50+T&R
Description
IC POT DUAL DIGITAL 50K 20-TSSOP
Manufacturer
Maxim Integrated Products
Datasheet
1.DS1267-100.pdf
(12 pages)
Specifications of DS1267E-50+T&R
Taps
256
Resistance (ohms)
50K
Number Of Circuits
2
Temperature Coefficient
750 ppm/°C Typical
Memory Type
Volatile
Interface
3-Wire Serial
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-TSSOP
Resistance In Ohms
50K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
DS1267
DS1267 BLOCK DIAGRAM Figure 1
I/O SHIFT REGISTER Figure 2
Transmission of data always begins with the stack select bit followed by the potentiometer-1 wiper
position value and lastly the potentiometer-0 wiper position value.
When wiper position data is to be written to the DS1267, 17 bits (or some integer multiple) of data should
always be transmitted. Transactions which do not send a complete 17-bits (or multiple) will leave the
register incomplete and possibly an error in the desired wiper positions.
After a communication transaction has been completed, the
signal input should be taken to a low
RST
state to prevent any inadvertent changes to the device shift register. Once
has reached a low state,
RST
the contents of the I/O shift register are loaded into the respective multiplexers for setting wiper position.
A new wiper position will only engage after a
transition to the inactive state. On device power-up
RST
the DS1267 wiper positions will be set at 50% of the total resistance or binary value 1000 0000.
3 of 12
102199