K4S561632J-UC75T00 Samsung Semiconductor, K4S561632J-UC75T00 Datasheet
K4S561632J-UC75T00
Specifications of K4S561632J-UC75T00
Related parts for K4S561632J-UC75T00
K4S561632J-UC75T00 Summary of contents
Page 1
... K4S560432J K4S560832J K4S561632J 256Mb J-die SDRAM Specification with Lead-Free & Halogen-Free INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHER- WISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOL- OGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS " ...
Page 2
... K4S560432J K4S560832J K4S561632J Table of Contents 1.0 Features ....................................................................................................................................... 4 2.0 General Description ................................................................................................................... 4 3.0 Ordering Information .................................................................................................................. 4 4.0 Package Physical Dimension ................................................................................................... 5 5.0 Functional Block Diagram......................................................................................................... 6 6.0 Pin Configuration (Top view) ..................................................................................................... 7 7.0 Pin Function Description ........................................................................................................... 7 8.0 Absolute Maximum Ratings........................................................................................................8 9.0 DC Operating Conditions ........................................................................................................... 8 10.0 Capacitance............................................................................................................................... 8 11.0 DC Characteristics (x4, x8) ......................................................................................................9 12 ...
Page 3
... K4S560432J K4S560832J K4S561632J Revision History Revision Month 1.0 June 1.1 October 1.2 January 1.21 March 1.22 August Year 2007 - Release 1.0 version SPEC - Changed IDD current SPEC 2007 - Revised typo of package dimension - Added the comment of Halogen-free supporting 2008 - Added 200Mhz speed ...
Page 4
... RoHS compliant 2.0 General Description The K4S560432J / K4S560832J / K4S561632J is 268,435,456 bits synchronous high data rate Dynamic RAM organized 16,777,216 words by 4 bits / 4 x 8,388,608 words by 8bits / 4 x 4,194,304 words by 16bits, fabricated with SAMSUNG's high perfor- mance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle ...
Page 5
... K4S560432J K4S560832J K4S561632J 4.0 Package Physical Dimension #54 #1 (1.50) 0.80TYP (0.71) [0.80 0.08] ± NOTE REFERENCE Detail ASS’Y OUT QUALITY #28 #27 22.22 0.10 ± (10°) (10°) Detail A Detail B Detail B +0.10 +0.10 0.30 0.35 - 0.05 - 0.05 54Pin TSOP(II) Package Dimension Synchronous DRAM +0 ...
Page 6
... K4S560432J K4S560832J K4S561632J 5.0 Functional Block Diagram Bank Select CLK ADD LCKE LRAS LCBR CLK CKE * Samsung Electronics reserves the right to change products or specification without notice. Data Input Register 16M 16M 16M 16M Column Decoder Latency & Burst Length Programming Register ...
Page 7
... K4S560432J K4S560832J K4S561632J 6.0 Pin Configuration (Top view) x8 x16 DQ0 DQ0 V V DDQ DDQ DQ1 N.C DQ2 DQ1 V V SSQ SSQ DQ3 N.C DQ4 DQ2 V V DDQ DDQ DQ5 N.C DQ6 DQ3 V V SSQ SSQ DQ7 N LDQM N CAS CAS RAS RAS ...
Page 8
... K4S560432J K4S560832J K4S561632J 8.0 Absolute Maximum Ratings Parameter Voltage on any pin relative Voltage on V supply relative Storage temperature Power dissipation Short circuit current Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to recommended operating condition. ...
Page 9
... K4S560432J K4S560832J K4S561632J 11.0 DC Characteristics (x4, x8) Parameter Symbol Operating current I CC1 (One bank active CC2 Precharge standby current in power-down mode PS CKE & CLK ≤ CC2 I N CC2 Precharge standby current in non power-down mode I NS CC2 I P CC3 Active standby current in power-down mode PS CKE & ...
Page 10
... Refresh current I CC5 Self refresh current I CC6 Notes : 1. Measured with outputs open. 2. Refresh period is 64ms. 3. K4S561632J-UC 4. K4S561632J-UL 5. Unless otherwise noticed, input swing level is CMOS 70°C) A Test Condition Burst length = 1 tRC ≥ tRC(min CKE ≤ V (max), tCC = 10ns IL (max), tCC = ∞ ...
Page 11
... K4S560432J K4S560832J K4S561632J 13.0 AC Operating Test Conditions Parameter AC input levels ( Input timing measurement reference level Input rise and fall time Output timing measurement reference level Output load condition 3.3V 1200Ω Output 50pF 870Ω (Fig output load circuit 14.0 Operating AC Parameter ...
Page 12
... K4S560432J K4S560832J K4S561632J 15.0 AC Characteristics Parameter CAS latency=3 CLK cycle time CAS latency=2 CAS latency=3 CLK to valid output delay CAS latency=2 CAS latency=3 Output data hold time CAS latency=2 CLK high pulse width CLK low pulse width Input setup time Input hold time ...
Page 13
... K4S560432J K4S560832J K4S561632J 17.0 IBIS Specification I Characteristics (Pull-up) OH 166MHz Voltage 133MHz Min (V) I (mA) 3.45 3.3 3.0 0.0 2.6 -21.1 2.4 -34.1 2.0 -58.7 1.8 -67.3 1.65 -73.0 1.5 -77.9 1.4 -80.8 1.0 -88.6 0.0 -93.0 I Characteristics (Pull-down) OL 166MHz Voltage 133MHz Min ...
Page 14
... K4S560432J K4S560832J K4S561632J V Clamp @ CLK, CKE, CS, DQM & (V) I (mA) DD 0.0 0.0 0.2 0.0 0.4 0.0 0.6 0.0 0.7 0.0 0.8 0.0 0.9 0.0 1.0 0.23 1.2 1.34 1.4 3.02 1.6 5.06 1.8 7.35 2.0 9.83 2.2 12.48 2.4 15.30 2.6 18 ...
Page 15
... K4S560432J K4S560832J K4S561632J 18.0 Simplified Truth Table Command Register Mode register set Auto refresh Entry Refresh Self refresh Exit Bank active & row addr. Read & Auto precharge disable column address Auto precharge enable Write & Auto precharge disable column address ...