CY7C4241-25AXCT Cypress Semiconductor Corp, CY7C4241-25AXCT Datasheet
CY7C4241-25AXCT
Specifications of CY7C4241-25AXCT
Related parts for CY7C4241-25AXCT
CY7C4241-25AXCT Summary of contents
Page 1
... High-speed, low-power, First-In, First-Out (FIFO) memories — 64 × 9 (CY7C4421) — 256 × 9 (CY7C4201) — 512 × 9 (CY7C4211) — 1K × 9 (CY7C4221) — 2K × 9 (CY7C4231) — 4K × 9 (CY7C4241) — 8K × 9 (CY7C4251) • High-speed 100-MHz operation (10 ns Read/Write cycle time) • Low power ( mA) CC • ...
Page 2
... Resets device to empty condition. A reset is required before an initial Read or Write operation after power-up. When OE is LOW, the FIFO’s data outputs drive the bus to which they are connected HIGH, the FIFO’s outputs are in High-Z (high-impedance) state. CY7C4421/4201/4211/4221 CY7C4231/4241/4251 -25 Unit 40 MHz ICC1 40 CY7C4231 CY7C4241 CY7C4251 2K × × × 9 Page [+] Feedback ...
Page 3
Functional Description The CY7C42X1 provides four status pins: Empty, Full, Almost Empty, Almost Full. The Almost Empty/Almost Full flags are programmable to single word granularity. The programmable flags default to Empty – 7 and Full – 7. The flags are ...
Page 4
Empty Offset (LSB) Reg. Default Value = 007h Full Offset (LSB) Reg Default Value = 007h × ...
Page 5
... Full Offset ( default value). Document #: 38-06016 Rev. *C CY7C4421/4201/4211/4221 (256 – m), CY7C4211 (512 – m), CY7C4221 (1K – m), CY7C4231 (2K – m), CY7C4241 (4K – m), and CY7C4251 (8K – m). PAF is set HIGH by the LOW-to-HIGH transition of WCLK when the number of available memory locations is greater than m. Table 1. Writing the Offset Registers ...
Page 6
Width Expansion Configuration Word width may be increased simply by connecting the corre- sponding input controls signals of multiple devices. A composite flag should be created for each of the end-point status flags (EF and FF). The partial status flags ...
Page 7
Maximum Ratings (Above which the useful life may be impaired. For user guide- lines, not tested.) Storage Temperature ...................................–65 Ambient Temperature with Power Applied...............................................–55 Supply Voltage to Ground Potential ............... –0.5V to +7.0V DC Voltage Applied to Outputs in ...
Page 8
AC Test Loads and Waveforms R1 1.1 K Ω 5V OUTPUT C L INCLUDING JIG AND Equivalent to: SCOPE Switching Characteristics Over the Operating Range Parameter Description t Clock Cycle Frequency S t Data Access Time A t Clock Cycle ...
Page 9
Switching Waveforms Write Cycle Timing t CLKH WCLK D – WEN1 WEN2 (if applicable) FF [15] t SKEW1 RCLK REN1,REN2 Read Cycle Timing t CLKH RCLK t t ENS ENH REN1,REN2 EF Q – OLZ ...
Page 10
Switching Waveforms (continued) [17] Reset Timing RS REN1, REN2 WEN1 [18] WEN2/LD EF,PAE FF,PAF First Data Word Latency after Reset with Simultaneous Read and Write WCLK – (FIRST ...
Page 11
Switching Waveforms (continued) Empty Flag Timing WCLK t DS DATAWRITE1 D – ENH ENS WEN1 WEN2 (if applicable ENS ENH [20] t FRL RCLK t SKEW1 EF REN1, REN2 LOW OE DATA IN OUTPUT ...
Page 12
Switching Waveforms (continued) Full Flag Timing NO Write WCLK [15] t SKEW1 D – WFF FF WEN1 WEN2 (if applicable) RCLK t ENH t ENS REN1, REN2 LOW –Q DATA IN OUTPUT REGISTER ...
Page 13
... PAF offset = m. 27. 64-m words for CY7C4421, 256 – m words in FIFO for CY7C4201, 512 – m words for CY7C4211, 1024 – m words for CY7C4221, 2048 – m words for CY7C4231, 4096 – m words for CY7C4241, 8192 – m words for CY7C4251. 28 the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge ...
Page 14
Switching Waveforms (continued) Read Programmable Registers t CLK t CLKH RCLK t ENS WEN2/LD t ENS REN1, REN2 Q – Document #: 38-06016 Rev. *C CY7C4421/4201/4211/4221 t CLKL t ENH t A UNKNOWN PAE OFFSET LSB PAE OFFSET ...
Page 15
Typical AC and DC Characteristics NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE 1.4 1 25°C 0 100 MHz 0.6 4 4.5 5 5.5 6 SUPPLY VOLTAGE (V) NORMALIZED t vs. SUPPLY ...
Page 16
Ordering Information Synchronous FIFO Speed (ns) Ordering Code 10 CY7C4421-10AC CY7C4421-10JC CY7C4421-10JXC 15 CY7C4421-15AC CY7C4421-15JC 256 x 9 Synchronous FIFO Speed (ns) Ordering Code 10 CY7C4201-10AC CY7C4201-10JC 15 CY7C4201-15AC CY7C4201-15AXC CY7C4201-15JC CY7C4201-15JXC 25 CY7C4201-25AC CY7C4201-25JC CY7C4201-25AI 512 ...
Page 17
... CY7C4231-10AC CY7C4231-10JC 15 CY7C4231-15AC CY7C4231-15AXC CY7C4231-15JC CY7C4231-15JXC 25 CY7C4231-25AC CY7C4231-25JC Synchronous FIFO Speed (ns) Ordering Code 10 CY7C4241-10AC CY7C4241-10AXC CY7C4241-10JC CY7C4241-10JI 15 CY7C4241-15AC CY7C4241-15AXC CY7C4241-15JC CY7C4241-15JXC 25 CY7C4241-25AC CY7C4241-25JC CY7C4241-25JI Synchronous FIFO Speed (ns) Ordering Code 10 CY7C4251-10AC CY7C4251-10JC CY7C4251-10JXC CY7C4251-10AI CY7C4251-10AXI 15 CY7C4251-15AC CY7C4251-15AXC CY7C4251-15JC CY7C4251-15JXC 25 CY7C4251-25AC CY7C4251-25JC CY7C4251-25AI Document #: 38-06016 Rev ...
Page 18
... Document #: 38-06016 Rev. *C © Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress ...
Page 19
... RBI Power up requirements added to Maximum Ratings Information ESH Added Pb-Free logo to top of front page Added CY7C4421-10JXC, CY7C4201-15AXC. CY7C4201-15JXC, CY7C4211-10AXI, CY7C4211-15AXC, CY7C4211-15JXC, CY7C4221-15AXC, CY7C4221-15JXC, CY7C4231-15JXC, CY7C4231-15AXC, CY7C4241-10AXC, CY7C4241-15AXC, CY7C4241-15JXC, CY7C4251-10JXC, CY7C4251-10AXI, CY7C4251-15AXC, CY7C4251-15JXC CY7C4421/4201/4211/4221 CY7C4231/4241/4251 unit from mA to µA (typo) IX Page [+] Feedback ...