CY7C4235-25AC Cypress Semiconductor Corp, CY7C4235-25AC Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY7C4235-25AC
Manufacturer Part Number
CY7C4235-25AC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY7C4235-25AC.pdf
(25 pages)
Specifications of CY7C4235-25AC
Density
36Kb
Word Size
18b
Sync/async
Synchronous
Expandable
Yes
Package Type
TQFP
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
64
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C4235-25AC
Manufacturer:
CYPRESS
Quantity:
1 308
Switching Waveforms
Notes:
23. PAF offset = m. Number of data words written into FIFO already = 64 – m + 1 for the CY7C4425, 256 – m + 1 for the CY7C4205, 512 – m + 1 for the
24. PAF is offset = m.
25. 64 – m words in CY7C4425, 256 – m words inCY7C4205, 512 – m word in CY7C4215. 1024 – m words in CY7C4225, 2048 – m words in CY7C4235, and
26. 64 – m + 1 words in CY7C4425, 256 – m + 1 words in CY7C4205, 512 – m +1 words in CY7C4215, 1024 – m + 1 CY7C4225, 2048 – m + 1 in CY74235,
27. If a write is performed on this rising edge of the write clock, there will be Full – (m – 1) words of the FIFO when PAF goes LOW.
28. PAF offset = m.
29. 64 – m words in CY7C4425, 256 – m words in FIFO for CY7C4205, 512 – m word in CY7C4215. 1024 – m words in CY7C4225, 2048 – m words in CY7C4235,
30. t
Programmable Almost Full Flag Timing
Programmable Almost Full Flag Timing (applies only in SMODE (SMODE in LOW))
CY7C4215. 1024 – m + 1 for the CY7C4225, 2048 – m + 1 for the CY7C4235, and 4096 – m + 1 for the CY7C4245.
4096 – m words in CY7C4245.
and 4096 – m + 1 words in CY7C4245.
and 4096 – m words in CY7C4245.
rising edge of WCLK is less than t
WCLK
WCLK
WEN2
PAF
RCLK
RCLK
SKEW3
WEN
WEN
REN
REN
PAF
[24]
is the minimum time between a rising RCLK and a rising WCLK edge for PAF to change state during that clock cycle. If the time between the edge of RCLK and the
t
CLKH
FULL- M+1
(continued)
SKEW3
, then PAF may not change state until the next WCLK rising edge.
INFIFO
t
CLKH
t
t
ENS
ENS
ORDS
t
t
ENH
ENH
t
CLKL
Note
Note
27
28
Note
23
t
ENS
11
t
ENH
t
CLKL
t
PAF
t
PAF
t
t
ENS
ENS
FULL
t
SKEW3
FULL
IN FIFO
IN FIFO
[30]
t
ENS
M WORDS
M WORDS
CY7C4425/4205/4215
CY7C4225/4235/4245
[25]
t
PAF
t
[29]
ENH
FULL
IN FIFO
t
PAFsynch
M + 1 WORDS
[26]
42X5–15
42X5–16