EVAL-ADE7752EB Analog Devices Inc, EVAL-ADE7752EB Datasheet
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
EVAL-ADE7752EB
Specifications of EVAL-ADE7752EB
EVAL-ADE7752EB Summary of contents
Page 1
... The evaluation board requires two external 5V power sup- plies (one is required for isolation purposes) and the appro- priate current transducers. FUNCTIONAL BLOCK DIAGRAM V AGND +5V DGND DD ADE7752 74HC08 CF NEGP BNC AD780 External Clock in PROTOTYPE AREA EVAL-ADE7752EB V+ V- BNC Isolated Frequency CF output ...
Page 2
... PRELIMINARY TECHNICAL DATA PRELIMINARY TECHNICAL DATA EVAL-ADE7752EB ANALOG INPUTS (P4, P5, P6, P7, P8 AND P11) ANALOG INPUTS (P4, P5, P6, P7, P8 AND P11) ANALOG INPUTS (P4, P5, P6, P7, P8 AND P11) ANALOG INPUTS (P4, P5, P6, P7, P8 AND P11) ANALOG INPUTS (P4, P5, P6, P7, P8 AND P11) Voltage and current signals are connected at the screw terminals P4-P6 and P7-P8 and P11 respectively ...
Page 3
... Right position: Pin22 is connected to a pull down resistor Left position: Pin21 is connected to a pull down resistor Right position: Pin 21 is connected to a pull up resistor Left position: Pin18 is connected to a pull down resistor Right position: Pin 18 is connected to a pull up resistor – 3 – EVAL-ADE7752EB ADE7752 JP27 TP13 JP32 R40 ...
Page 4
... PRELIMINARY TECHNICAL DATA EVAL-ADE7752EB JUMPER OPTION DESCRIPTION JP1-JP7-JP13 Closed This will short out R7, R13 and R19 respectively. The effect is to disable the phase compensation filter on the analog inputs IAN, IBN and ICN respectively. Default Closed. JP2-JP8-JP14 Closed This will connect the analog input IAP, IBP and ICP respectively to ground. Default Open ...
Page 5
... Figure 5. REV. PrB 06/02 EVAL-ADE7752EB At maximum current (40 A) the power seen by the meter will be 26.4 kW. This will produce a frequency of 0.733 Hz on the logic outputs F1 and F2 when these outputs are calibrated to 100 imp/kWhr (100 imp/ ...
Page 6
... PRELIMINARY TECHNICAL DATA EVAL-ADE7752EB Phase C Source Phase B Phase Load NEUTRAL Figure 5 - Typical set up for the ADE7752 evaluation board + 5.000 V - JP19 = CLOSED P1 JP21 = CLOSED IAP JP1 = CLOSED JP2 = OPEN SH1A JP3 = OPEN JP4 = CLOSED JP5 = OPEN SH2A IAN JP6 = OPEN IBP JP7 = CLOSED ...
Page 7
... Sq., 0.01 Ctrs, Compnt Corp., CSS-02-02U1 Supplied by Analog Devices Inc. Quad CMOS AND gates HP Optical Isolator 2.5V reference, Supplied by Analog Devices Inc. Quartz Crystal, HC-49(US) 15A, 2.5mm cable screw terminal sockets. WEILAND part no. 25.161.0253 15A, 2.5mm cable screw terminal sockets. WEILAND 25.161.0353 – 7 – EVAL-ADE7752EB ...
Page 8
... PRELIMINARY TECHNICAL DATA EVAL-ADE7752EB Evaluation board schematic (rev. A) – 8 – REV. PrB 06/02 ...
Page 9
... R69 XTAL2 C31 R43 C1 SH3A R23 SH3B 2 1 JP23 2 1 R12 R18 2 1 SH2B JP14 JP15 JP28 JP29 ICP ICN VN VCP – 9 – EVAL-ADE7752EB 3 R59 JP43A 2 1 R53 JP43B 2 1 R57 R44 R47 JP24 JP25 JP35 JP38 GND VBP VAP GND ...
Page 10
... PRELIMINARY TECHNICAL DATA EVAL-ADE7752EB PCB layout - Component Side –10– REV. PrB 06/02 ...
Page 11
... PRELIMINARY TECHNICAL DATA PRELIMINARY TECHNICAL DATA PCB layout - Solder Side REV. PrB 06/ –11– EVAL-ADE7752EB ...