EPM7032AELC44-10N Altera, EPM7032AELC44-10N Datasheet - Page 32

• Manufacturer Part Number: EPM7032AELC44-10N
• Description: IC MAX 7000 CPLD 32 44-PLCC
• Manufacturer: Altera
• Series: MAX® 7000Ar

Specifications of EPM7032AELC44-10N

• Programmable Type: In System Programmable
• Delay Time Tpd(1) Max: 10.0ns
• Voltage Supply - Internal: 3 V ~ 3.6 V
• Number Of Logic Elements/blocks: 2
• Number Of Macrocells: 32
• Number Of Gates: 600
• Number Of I /o: 36
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 44-PLCC
• Voltage: 3.3V
• Memory Type: EEPROM
• Number Of Logic Elements/cells: 2
• Cpld Type: EEPROM
• No. Of Macrocells: 32
• No. Of I/o's: 36
• Propagation Delay: 10ns
• Global Clock Setup Time: 6.3ns
• Frequency: 103.1MHz
• Supply Voltage Range: 3V To 3.6V
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Other names: 544-1995; EPM7032AELC44-10N

MAX 7000A Programmable Logic Device Data Sheet
Figure 11. MAX 7000A Timing Model
32
Delay
f
Input
t
I N
Delay
PIA
t
PIA
The timing characteristics of any signal path can be derived from the
timing model and parameters of a particular device. External timing
parameters, which represent pin-to-pin timing delays, can be calculated
as the sum of internal parameters.
between internal and external delay parameters.
See
information.
Application Note 94 (Understanding MAX 7000 Timing)
Expander Delay
Internal Output
Global Control
Control Delay
Enable Delay
Logic Array
Register
Shared
Delay
Delay
t
t
t
t
t
t
t
GLOB
SEXP
LAD
LAC
I C
EN
IOE
Expander Delay
Parallel
t
PEXP
Figure 12
Input Delay
Fast
t
F I N
Register
t
t
t
t
t
t
t
t
shows the timing relationship
Delay
SU
H
PRE
CLR
RD
COMB
FSU
FH
Altera Corporation
Output
Delay
t
t
t
t
t
t
t
OD1
OD2
OD3
XZ
Z
Z X2
Z X3
X1
for more
Delay
I/O
t
I O