EPM7128SQC100-15N Altera, EPM7128SQC100-15N Datasheet - Page 7
![IC MAX 7000 CPLD 128 100-PQFP](/photos/6/70/67066/544-100-pqfp_sml.jpg)
EPM7128SQC100-15N
Manufacturer Part Number
EPM7128SQC100-15N
Description
IC MAX 7000 CPLD 128 100-PQFP
Manufacturer
Altera
Series
MAX® 7000r
Datasheet
1.EPM7064STC44-10.pdf
(66 pages)
Specifications of EPM7128SQC100-15N
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
15.0ns
Voltage Supply - Internal
4.75 V ~ 5.25 V
Number Of Logic Elements/blocks
8
Number Of Macrocells
128
Number Of Gates
2500
Number Of I /o
84
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-MQFP, 100-PQFP
Voltage
5V
Memory Type
EEPROM
Number Of Logic Elements/cells
8
Family Name
MAX 7000S
# Macrocells
128
Number Of Usable Gates
2500
Frequency (max)
100MHz
Propagation Delay Time
15ns
Number Of Logic Blocks/elements
8
# I/os (max)
84
Operating Supply Voltage (typ)
5V
In System Programmable
Yes
Operating Supply Voltage (min)
4.75V
Operating Supply Voltage (max)
5.25V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Package Type
PQFP
Cpld Type
EEPROM
No. Of Macrocells
128
No. Of I/o's
84
Propagation Delay
15ns
Global Clock Setup Time
11ns
Frequency
76.9MHz
Supply Voltage Range
4.75V To 5.25V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2038
EPM7128SQC100-15N
EPM7128SQC100-15N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPM7128SQC100-15N
Manufacturer:
ALTERA40
Quantity:
13 527
Part Number:
EPM7128SQC100-15N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Figure 1. EPM7032, EPM7064 & EPM7096 Device Block Diagram
Altera Corporation
INPUT/GLCK1
INPUT/GCLRn
INPUT/OE1
INPUT/OE2
8 to 16
I/O pins
8 to 16
I/O pins
Control
Control
Block
Block
I/O
I/O
8 to 16
8 to 16
LAB A
LAB C
The MAX 7000 architecture includes four dedicated inputs that can
be used as general-purpose inputs or as high-speed, global control
signals (clock, clear, and two output enable signals) for each
macrocell and I/O pin.
EPM7064, and EPM7096 devices.
Macrocells
Macrocells
33 to 48
1 to 16
8 to 16
8 to 16
16
16
MAX 7000 Programmable Logic Device Family Data Sheet
36
36
PIA
Figure 1
36
36
16
8 to 16
16
8 to 16
Macrocells
Macrocells
shows the architecture of EPM7032,
17 to 32
49 to 64
LAB B
LAB D
8 to 16
8 to 16
Control
Control
Block
Block
I/O
I/O
8 to 16
I/O pins
8 to 16
I/O pins
7