EPM7256AETI144-7 Altera, EPM7256AETI144-7 Datasheet - Page 46
![IC MAX 7000 CPLD 256 144-TQFP](/photos/6/70/67061/544-144-tqfp_sml.jpg)
EPM7256AETI144-7
Manufacturer Part Number
EPM7256AETI144-7
Description
IC MAX 7000 CPLD 256 144-TQFP
Manufacturer
Altera
Series
MAX® 7000Ar
Datasheet
1.EPM7032AELC44-10N.pdf
(64 pages)
Specifications of EPM7256AETI144-7
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.5ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
16
Number Of Macrocells
256
Number Of Gates
5000
Number Of I /o
120
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
144-TQFP, 144-VQFP
Voltage
3.3V
Memory Type
EEPROM
Number Of Logic Elements/cells
16
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Other names
544-2062
EPM7256AETI144-7
EPM7256AETI144-7
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPM7256AETI144-7
Manufacturer:
ALTERA
Quantity:
1 831
Part Number:
EPM7256AETI144-7
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EPM7256AETI144-7N
Manufacturer:
SPANSION
Quantity:
1 001
Company:
Part Number:
EPM7256AETI144-7N
Manufacturer:
ALTERA
Quantity:
40
Company:
Part Number:
EPM7256AETI144-7N
Manufacturer:
ALTERA
Quantity:
3 530
MAX 7000A Programmable Logic Device Data Sheet
46
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
f
t
f
Symbol
PD1
PD2
SU
H
FSU
FH
CO1
CH
CL
ASU
AH
ACO1
ACH
ACL
CPPW
CNT
CNT
ACNT
ACNT
Table 25. EPM7512AE External Timing Parameters
Input to non-
registered output
I/O input to non-
registered output
Global clock setup
time
Global clock hold time
Global clock setup
time of fast input
Global clock hold time
of fast input
Global clock to output
delay
Global clock high time
Global clock low time
Array clock setup time
Array clock hold time
Array clock to output
delay
Array clock high time
Array clock low time
Minimum pulse width
for clear and preset
Minimum global clock
period
Maximum internal
global clock frequency
Minimum array clock
period
Maximum internal
array clock frequency
Parameter
C1 = 35 pF
(2)
C1 = 35 pF
(2)
(2)
(2)
C1 = 35 pF
(2)
(2)
C1 = 35 pF
(2)
(3)
(2)
(2),
(2)
(2),
Conditions
(4)
(4)
116.3
116.3
Min
3.0
5.6
0.0
3.0
0.0
1.0
3.0
2.5
0.2
1.0
3.0
3.0
3.0
-7
Note (1)
Max
7.5
7.5
4.7
7.8
8.6
8.6
87.0
87.0
Speed Grade
Min
7.6
0.0
3.0
0.0
1.0
4.0
4.0
3.5
0.3
1.0
4.0
4.0
4.0
-10
Max
10.0
10.0
10.4
11.5
11.5
6.3
71.9
71.9
Min
Altera Corporation
9.1
0.0
3.0
0.0
1.0
5.0
5.0
4.1
0.4
1.0
5.0
5.0
5.0
-12
Max
12.0
12.0
12.5
13.9
13.9
7.5
MHz
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns