XC9572XL-7VQ44C Xilinx Inc, XC9572XL-7VQ44C Datasheet
![no-image](/images/no-image-200.jpg)
XC9572XL-7VQ44C
Specifications of XC9572XL-7VQ44C
Available stocks
Related parts for XC9572XL-7VQ44C
XC9572XL-7VQ44C Summary of contents
Page 1
... C to +70° Description The XC9572XL is a 3.3V CPLD targeted for high-perfor- mance, low-voltage applications in leading-edge communi- © 2006 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice. ...
Page 2
... I/O 3 I/O/GCK 1 I/O/GSR 2 I/O/GTS Function Block outputs (indicated by the bold line) drive the I/O Blocks directly. 2 178 MHz 150 200 DS057_01_010102 JTAG In-System Programming Controller Controller I/O Blocks Figure 2: XC9572XL Architecture www.xilinx.com 54 Function 18 Block 1 Macrocells Function 18 Block 2 Macrocells Function 18 Block 3 Macrocells ...
Page 3
... Max; CC CCIO V = GND or 3. Min < V < 5. GND 1.0 MHz GND, No load 1.0 MHz IN www.xilinx.com XC9572XL High Performance CPLD Value –0.5 to 4.0 –0.5 to 5.5 –0.5 to 5.5 –65 to +150 +150 by 4.0V. CCINT information on the Xilinx website. For Pb-free Min Max 3.0 3.6 o ...
Page 4
... XC9572XL High Performance CPLD AC Characteristics Symbol Parameter T I/O to output valid PD T I/O setup time before GCK SU T I/O hold time after GCK H T GCK to output valid CO f Multiple FB internal operating frequency SYSTEM T I/O setup time before p-term clock input PSU T I/O hold time after p-term clock input ...
Page 5
... Internal low power logic delay LOGILP Feedback Delays T Fast CONNECT II feedback delay F Time Adders T Incremental product term allocator delay PTA T Slew-rate limited delay SLEW DS057 (v2.0) April 3, 2007 Product Specification XC9572XL High Performance CPLD XC9572XL-5 XC9572XL-7 Min Max Min Max - 1.5 - 2.3 - 1 ...
Page 6
... XC9572XL High Performance CPLD (4) XC9572XL I/O Pins Func- tion Macro- Block cell PC44 VQ44 CS48 (1) ( (1) ( (1) ( (1) ( (1) ( (3) ( Notes: 1. Global control pin. 2. GTS1 for TQ100. 3. GTS1 for PC44, VQ44, CS48, and VQ64. 4. The pin-outs are the same for Pb-free versions of packages. ...
Page 7
... R XC9572XL Global, JTAG and Power Pins Pin Type PC44 I/O/GCK1 5 I/O/GCK2 6 I/O/GCK3 7 I/O/GTS1 42 I/O/GTS2 40 I/O/GSR 39 TCK 17 TDI 15 TDO 30 TMS 16 V 3.3V 21, 41 CCINT V 2.5V/3.3V 32 CCIO GND 10, 23 Connects - Notes: 1. The pin-outs are the same for Pb-free versions of packages. DS057 (v2.0) April 3, 2007 ...
Page 8
... Package codes CS48 CSG48. Speed Device Ordering and (pin-to-pin Part Marking Number delay) XC9572XL-5PC44C 5 ns XC9572XL-5VQ44C 5 ns XC9572XL-5CS48C 5 ns XC9572XL-5VQ64C 5 ns XC9572XL-5TQ100C 5 ns XC9572XL-7PC44C 7.5 ns XC9572XL-7VQ44C 7.5 ns XC9572XL-7CS48C 7.5 ns XC9572XL-7VQ64C 7.5 ns XC9572XL-7TQ100C 7.5 ns XC9572XL-7PC44I 7.5 ns XC9572XL-7VQ44I 7.5 ns XC9572XL-7CS48I 7.5 ns XC9572XL-7VQ64I 7.5 ns XC9572XL-7TQ100I 7.5 ns ...
Page 9
... Quad Flat Pack (VQFP); Pb-free TQG100 100-pin Thin Quad Flat Pack (TQFP); Pb-free = –40° to +85°C A Pb- Free Example: XC9572XL 144 C Device Speed Grade Package Type Pb -Free Number of Pins Temperature Range www.xilinx.com XC9572XL High Performance CPLD Operating Package Type Range - 144 C ( ...
Page 10
... XC9572XL High Performance CPLD Warranty Disclaimer THESE PRODUCTS ARE SUBJECT TO THE TERMS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF THE PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE THEN-CURRENT XILINX DATA SHEET FOR THE PRODUCTS ...