XC2C512-7PQG208C Xilinx Inc, XC2C512-7PQG208C Datasheet - Page 24
![IC CR-II CPLD 512MCELL 208PQFP](/photos/6/71/67100/pq208_sml.jpg)
XC2C512-7PQG208C
Manufacturer Part Number
XC2C512-7PQG208C
Description
IC CR-II CPLD 512MCELL 208PQFP
Manufacturer
Xilinx Inc
Series
CoolRunner IIr
Specifications of XC2C512-7PQG208C
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.1ns
Voltage Supply - Internal
1.7 V ~ 1.9 V
Number Of Logic Elements/blocks
32
Number Of Macrocells
512
Number Of Gates
12000
Number Of I /o
173
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
208-MQFP, 208-PQFP
Features
Programmable
Voltage
1.8V
Memory Type
CMOS
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Logic Elements/cells
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC2C512-7PQG208C
Manufacturer:
MICRON
Quantity:
3 400
XC2C512 CoolRunner-II CPLD
Warranty Disclaimer
THESE PRODUCTS ARE SUBJECT TO THE TERMS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED
AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF THE
PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE
THEN-CURRENT XILINX DATA SHEET FOR THE PRODUCTS. PRODUCTS ARE NOT DESIGNED TO BE FAIL-SAFE
AND ARE NOT WARRANTED FOR USE IN APPLICATIONS THAT POSE A RISK OF PHYSICAL HARM OR LOSS OF
LIFE. USE OF PRODUCTS IN SUCH APPLICATIONS IS FULLY AT THE RISK OF CUSTOMER SUBJECT TO
APPLICABLE LAWS AND REGULATIONS.
Additional Information
Additional information is available for the following CoolRunner-II topics:
•
•
•
•
•
•
•
Revision History
The following table shows the revision history for this document.
24
11/25/03
10/01/04
01/30/05
03/07/05
03/20/06
02/15/07
03/08/07
7/19/02
3/15/03
1/26/04
8/03/04
XAPP784: Bulletproof CPLD Design Practices
XAPP375: Timing Model
XAPP376: Logic Engine
XAPP378: Advanced Features
XAPP382: I/O Characteristics
XAPP389: Powering CoolRunner-II
XAPP399: Assigning VREF Pins
Date
Version
1.0
2.0
2.1
2.2
2.3
2.4
2.5
2.6
3.0
3.1
3.2
Initial Xilinx release.
Added characterization data.
Fixed two typos.
Updated Tsol; added links to Data Sheets and Application Notes.
Pb-free documentation
Add Asynchronous Preset/Reset Pulse Width specification to AC Electrical Characteristics.
Change to I
Removed -6 speed grade. Modified Table 1, IOSTANDARDs.
Change to Product Specification. Add warranty Disclaimer. Add note to Pin Descriptions
that
Corrections to timing parameters t
t
t
changes to silicon or characterization. Added XC2C512-7FT256I and XC2C512-7FTG236I
packages. Change to V
Fixed typo in note for V
OUT
PHD
GCK, GSR, and GTS pins can also be used for general purpose I/O.
(SSTL3), and t
, and t
PH
CCSB
for the -7 speed grade. Values now match the software. There were no
MAX for Commercial and Industrial.
Tin
(SSTL3) for -6 speed grade. Corrections to t
www.xilinx.com
IL
IH
for LVCMOS18; removed note for V
specification for 2.5V and 1.8V LVCMOS.
To access these and all application notes with their associ-
ated reference designs, click the following link and scroll
down the page until you find the document you want:
CoolRunner-II Data Sheets and Application Notes
Device Packages
DIN
, t
SUD
Revision
, t
PSUD
, t
PHD
, t
PH
, t
IL
SLEW18
for LVCMOS33.
DS096 (v3.2) March 8, 2007
DIN
, t
, t
Product Specification
IN
SUD
(HSTL),
, t
CO
, t
PSUD
,
R