CY39100V208B-125NTC Cypress Semiconductor Corp, CY39100V208B-125NTC Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY39100V208B-125NTC
Manufacturer Part Number
CY39100V208B-125NTC
Description
IC CPLD 100K GATE 208BQFP
Manufacturer
Cypress Semiconductor Corp
Series
Delta 39K™ ISR™r
Datasheet
1.CY39030V208-125NTXC.pdf
(91 pages)
Specifications of CY39100V208B-125NTC
Programmable Type
In-System Reprogrammable™ (ISR™) Flash
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
2.5V, 3.3V
Number Of Macrocells
1536
Number Of Gates
144000
Number Of I /o
136
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
208-QFP
Voltage
1.8V, 2.5V, 3.3V
Memory Type
FLASH
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Number Of Logic Elements/cells
-
Other names
428-1294
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY39100V208B-125NTC
Manufacturer:
CY
Quantity:
253
Company:
Part Number:
CY39100V208B-125NTC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Embedded Memory
Each member of the Delta39K family contains two types of
embedded memory blocks. The channel memory block is
placed at the intersection of horizontal and vertical routing
channels. Each channel memory block is 4096 bits in size and
can be configured as asynchronous or synchronous Dual-Port
RAM, Single-Port RAM, Read-Only memory (ROM), or
synchronous FIFO memory. The memory organization is
configurable as 4K × 1, 2K × 2, 1K × 4 and 512K × 8. The
second type of memory block is located within each LBC and
is referred to as a cluster memory block. Each LBC contains
two cluster memory blocks that are 8192 bits in size. Similar
to the channel memory blocks, the cluster memory blocks can
be configured as 8K × 1, 4K × 2, 2K × 4 and 1K × 8
asynchronous or synchronous Single-Port RAM or ROM.
Cluster Memory
Each logic block cluster of the Delta39K contains two 8192-bit
cluster memory blocks. Figure 5 is a block diagram of the
cluster memory block and the interface of the cluster memory
block to the cluster PIM.
The output of the cluster memory block can be optionally regis-
tered to perform synchronous pipelining or to register
asynchronous Read and Write operations. The output
registers contain an asynchronous RESET which can be used
in any type of sequential logic circuits (e.g., state machines).
There are four global clocks (GCLK[3:0]) and one local clock
available for the input and the output registers. The local clock
for the input registers is independent of the one used for the
output registers. The local clock is generated in the user
design in a macrocell or comes from an I/O pin.
Document #: 38-03039 Rev. *D
PRELIMINARY
Cluster Memory Initialization
The cluster memory powers up in an undefined state, but is
set to a user-defined known state during configuration. To facil-
itate the use of look-up-table (LUT) logic and ROM applica-
tions, the cluster memory blocks can be initialized with a given
set of data when the device is configured at power up. For LUT
and ROM applications, the user cannot write to memory
blocks.
Channel Memory
The Delta39K architecture includes an embedded memory
block at each crossing point of horizontal and vertical routing
channels. The channel memory is a 4096-bit embedded
memory block that can be configured as asynchronous or
synchronous single-port RAM, dual-port RAM, ROM, or
synchronous FIFO memory.
Data, address, and control inputs to the channel memory are
driven from horizontal and vertical routing channels. All data
and FIFO logic outputs drive dedicated tracks in the horizontal
and vertical routing channels. The clocks for the channel
memory block are selected from four global clocks and pin
inputs from the horizontal and vertical channels. The clock
muxes also include a polarity mux for each clock so that the
user can choose an inverted clock.
Dual-Port (Channel Memory) Configuration
Each port has distinct address inputs, as well as separate data
and control inputs that can be accessed simultaneously. The
inputs to the Dual-Port memory are driven from the horizontal
and vertical routing channels. The data outputs drive
dedicated tracks in the routing channels. The interface to the
routing is such that Port A of the Dual-Port interfaces primarily
with the horizontal routing channel and Port B interfaces
primarily with the vertical routing channel.
Delta39K™ ISR™
CPLD Family
Page 7 of 91