EP2C50F484C6 Altera, EP2C50F484C6 Datasheet - Page 20

IC CYCLONE II FPGA 50K 484-FBGA

EP2C50F484C6

Manufacturer Part Number
EP2C50F484C6
Description
IC CYCLONE II FPGA 50K 484-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C50F484C6

Number Of Logic Elements/cells
50528
Number Of Labs/clbs
3158
Total Ram Bits
594432
Number Of I /o
294
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-2116

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C50F484C6
Manufacturer:
ALTERA30
Quantity:
306
Part Number:
EP2C50F484C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C50F484C6
Manufacturer:
ALTERA
0
Part Number:
EP2C50F484C6
Quantity:
180
Company:
Part Number:
EP2C50F484C6
Quantity:
300
Part Number:
EP2C50F484C6N
Manufacturer:
ALTERA
Quantity:
9
Part Number:
EP2C50F484C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C50F484C6N
Manufacturer:
ALTERA
0
Part Number:
EP2C50F484C6N
0
Logic Array Blocks
Figure 2–6. Direct Link Connection
2–8
Cyclone II Device Handbook, Volume 1
Direct link interconnect from
block, embedded multiplier,
left LAB, M4K memory
PLL, or IOE output
interconnect
Direct link
to left
Interconnect
LAB Interconnects
The LAB local interconnect can drive LEs within the same LAB. The LAB
local interconnect is driven by column and row interconnects and LE
outputs within the same LAB. Neighboring LABs, PLLs, M4K RAM
blocks, and embedded multipliers from the left and right can also drive
an LAB’s local interconnect through the direct link connection. The direct
link connection feature minimizes the use of row and column
interconnects, providing higher performance and flexibility. Each LE can
drive 48 LEs through fast local and direct link interconnects.
shows the direct link connection.
LAB Control Signals
Each LAB contains dedicated logic for driving control signals to its LEs.
The control signals include:
Local
Two clocks
Two clock enables
Two asynchronous clears
One synchronous clear
One synchronous load
LAB
Direct link
interconnect
to right
Direct link interconnect from
right LAB, M4K memory
block, embedded multiplier,
PLL, or IOE output
Altera Corporation
February 2007
Figure 2–6

Related parts for EP2C50F484C6