EP1S20F780C5 Altera, EP1S20F780C5 Datasheet - Page 75

IC STRATIX FPGA 20K LE 780-FBGA

EP1S20F780C5

Manufacturer Part Number
EP1S20F780C5
Description
IC STRATIX FPGA 20K LE 780-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S20F780C5

Number Of Logic Elements/cells
18460
Number Of Labs/clbs
1846
Total Ram Bits
1669248
Number Of I /o
586
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
18460
# I/os (max)
586
Frequency (max)
500MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
18460
Ram Bits
1669248
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1114

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S20F780C5
Manufacturer:
ALTERA
Quantity:
1 831
Part Number:
EP1S20F780C5
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S20F780C5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S20F780C5
Manufacturer:
ALTERA
0
Part Number:
EP1S20F780C5
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP1S20F780C5
Quantity:
10
Part Number:
EP1S20F780C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S20F780C5N
Manufacturer:
ALTERA
0
Altera Corporation
July 2005
Pipeline/Post Multiply Register
The output of 9 × 9- or 18 × 18-bit multipliers can optionally feed a register
to pipeline multiply-accumulate and multiply-add/subtract functions.
For 36 × 36-bit multipliers, this register will pipeline the multiplier
function.
Adder/Output Blocks
The result of the multiplier sub-blocks are sent to the adder/output block
which consist of an adder/subtractor/accumulator unit, summation unit,
output select multiplexer, and output registers. The results are used to
configure the adder/output block as a pure output, accumulator, a simple
two-multiplier adder, four-multiplier adder, or final stage of the 36-bit
multiplier. You can configure the adder/output block to use output
registers in any mode, and must use output registers for the accumulator.
The system cannot use adder/output blocks independently of the
multiplier.
Figure 2–34
shows the adder and output stages.
Stratix Device Handbook, Volume 1
Stratix Architecture
2–61

Related parts for EP1S20F780C5