XC2S50E-6TQG144C Xilinx Inc, XC2S50E-6TQG144C Datasheet - Page 48

IC SPARTAN-IIE FPGA 50K 144-TQFP

XC2S50E-6TQG144C

Manufacturer Part Number
XC2S50E-6TQG144C
Description
IC SPARTAN-IIE FPGA 50K 144-TQFP
Manufacturer
Xilinx Inc
Series
Spartan™-IIEr
Datasheet

Specifications of XC2S50E-6TQG144C

Number Of Logic Elements/cells
1728
Number Of Labs/clbs
384
Total Ram Bits
32768
Number Of I /o
102
Number Of Gates
50000
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1331

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2S50E-6TQG144C
Manufacturer:
XILINX
Quantity:
1 450
Part Number:
XC2S50E-6TQG144C
Manufacturer:
XILINX
Quantity:
1 450
Part Number:
XC2S50E-6TQG144C
Manufacturer:
XILINX
Quantity:
151
Part Number:
XC2S50E-6TQG144C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2S50E-6TQG144C
Manufacturer:
XILINX/PBF
Quantity:
12
Part Number:
XC2S50E-6TQG144C
Manufacturer:
XILINX
0
Part Number:
XC2S50E-6TQG144C
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
XC2S50E-6TQG144C
Quantity:
3 000
Spartan-IIE FPGA Family: DC and Switching Characteristics
TBUF Switching Characteristics
JTAG Test Access Port Switching Characteristics
Configuration Switching Characteristics
Notes:
1.
48
Setup/Hold Times with Respect to TCK
Sequential Delays
T
TAPTCK
Before configuration can begin, V
Symbol
T
Symbol
T
TCKTDO
T
FTCK
T
OFF
ON
IO
/ T
TCKTAP
T
T
T
T
POR
PL
ICCK
PROGRAM
Symbol
IN input to OUT output
TRI input to OUT output high impedance
TRI input to valid data on OUT output
PROGRAM
TMS and TDI setup times and hold times
Output delay from clock TCK to output TDO
TCK clock frequency
V
INIT
CC
(1)
Power-on reset
Program latency
CCLK output delay (Master serial
mode only)
Program pulse width
CCINT
Figure 23: Configuration Timing on Power-Up
and V
Description
Description
Description
CCO
Bank 2 must reach the recommended operating voltage.
www.xilinx.com
CCLK Output or Input
T
POR
M0, M1, M2
(Required)
T
PL
Min
300
4.0 / 2.0
0.5
-
-
Min
All Devices
-
-
T
ICCK
-7
Valid
Speed Grade
Max
11.0
Max
100
33
Max
2
4
0.1
0.1
-
-
DS001_12_102301
-7
0
Speed Grade
4.0 / 2.0
DS077-3 (v2.3) June 18, 2008
.
Min
Units
-
-
ms
μ
μ
ns
s
s
Max
0.11
0.11
Product Specification
-6
-6
0
Max
11.0
33
-
Units
ns
ns
ns
Units
MHz
ns
ns
R

Related parts for XC2S50E-6TQG144C